summaryrefslogtreecommitdiffstats
path: root/src/soc/mediatek/mt8192/apusys.c
blob: 9e3dfd46906b45e350af5310e7165a0f03db0db1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
/* SPDX-License-Identifier: GPL-2.0-only */

#include <console/console.h>
#include <device/mmio.h>
#include <soc/apusys.h>
#include <soc/infracfg.h>

/* INFRA2APU_SRAM_PROT_EN */
DEFINE_BITFIELD(PROT_EN, 31, 30)

/* MBOX Functional Configuration */
DEFINE_BITFIELD(LOCK, 0, 0)
DEFINE_BITFIELD(NO_MPU, 16, 16)

static void dump_apusys_reg(void)
{
	int i;

	printk(BIOS_INFO, "INFRA2APU_SRAM_PROT_EN %p = %#x\n",
	       (void *)&mt8192_infracfg->infra_ao_mm_hang_free,
	       read32(&mt8192_infracfg->infra_ao_mm_hang_free));

	for (i = 0; i < ARRAY_SIZE(mt8192_apu_mbox); i++) {
		printk(BIOS_INFO, "APU_MBOX %p = %#x\n",
		       (void *)&mt8192_apu_mbox[i]->mbox_func_cfg,
		       read32(&mt8192_apu_mbox[i]->mbox_func_cfg));
	}
}

void apusys_init(void)
{
	int i;

	SET32_BITFIELDS(&mt8192_infracfg->infra_ao_mm_hang_free, PROT_EN, 0);

	/* Setup MBOX MPU for non secure access */
	for (i = 0; i < ARRAY_SIZE(mt8192_apu_mbox); i++)
		SET32_BITFIELDS(&mt8192_apu_mbox[i]->mbox_func_cfg, NO_MPU, 1, LOCK, 1);

	dump_apusys_reg();
}