blob: ea467aee7774ce7fdce38110e49519209c6be15b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
/* SPDX-License-Identifier: GPL-2.0-only */
#include <delay.h>
#include <soc/addressmap.h>
#include <soc/clk_rst.h>
#include <soc/clock.h>
#include <soc/padconfig.h>
#include <soc/power.h>
static void enable_ape_periph_clocks(void)
{
clock_enable(0, 0, 0, CLK_V_APB2APE, 0, 0, CLK_Y_APE);
/* Give clocks time to stabilize. */
udelay(IO_STABILIZATION_DELAY);
}
static void unreset_ape_periphs(void)
{
clock_clr_reset(0, 0, 0, CLK_V_APB2APE, 0, 0, CLK_Y_APE);
}
/*
* Audio on Tegra210 requires some special init.
* The APE block must be unpowergated, and a couple of
* audio-based peripherals must be clocked and taken
* out of reset so that I2S/AXBAR/APB2APE registers can
* be configured to enable audio flow.
*/
void soc_configure_ape(void)
{
power_ungate_partition(POWER_PARTID_APE);
enable_ape_periph_clocks();
remove_clamps(POWER_PARTID_APE);
unreset_ape_periphs();
}
|
