summaryrefslogtreecommitdiffstats
path: root/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm
diff options
context:
space:
mode:
authorRonald Cron <ronald.cron@arm.com>2014-08-19 13:29:52 +0000
committeroliviermartin <oliviermartin@6f19259b-4bc3-4df7-8a09-765794883524>2014-08-19 13:29:52 +0000
commit3402aac7d985bf8a9f9d3c639f3fe93609380513 (patch)
tree67b11334dc45181581aaaac236243fe72c7f614c /ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm
parent62d441fb17d59958bf00c4a1f3b52bf6a0b40b24 (diff)
downloadedk2-3402aac7d985bf8a9f9d3c639f3fe93609380513.tar.gz
edk2-3402aac7d985bf8a9f9d3c639f3fe93609380513.tar.bz2
edk2-3402aac7d985bf8a9f9d3c639f3fe93609380513.zip
ARM Packages: Removed trailing spaces
Trailing spaces create issue/warning when generating/applying patches. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Ronald Cron <ronald.cron@arm.com> Reviewed-By: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@15833 6f19259b-4bc3-4df7-8a09-765794883524
Diffstat (limited to 'ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm')
-rw-r--r--ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm8
1 files changed, 4 insertions, 4 deletions
diff --git a/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm b/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm
index 9e6d57ef6f..6d6665b3ce 100644
--- a/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm
+++ b/ArmPkg/Library/ArmLib/Common/Arm/ArmLibSupport.asm
@@ -1,4 +1,4 @@
-//------------------------------------------------------------------------------
+//------------------------------------------------------------------------------
//
// Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
// Copyright (c) 2011 - 2014, ARM Limited. All rights reserved.
@@ -14,7 +14,7 @@
//------------------------------------------------------------------------------
#include <AsmMacroIoLib.h>
-
+
INCLUDE AsmMacroIoLib.inc
#ifdef ARM_CPU_ARMv6
@@ -110,7 +110,7 @@ ArmWriteAuxCr
ArmReadAuxCr
mrc p15, 0, r0, c1, c0, 1
- bx lr
+ bx lr
ArmSetTTBR0
mcr p15,0,r0,c2,c0,0
@@ -170,7 +170,7 @@ ArmReadMVBar
ArmWriteMVBar
mcr p15, 0, r0, c12, c0, 1
bx lr
-
+
ArmCallWFE
wfe
bx lr