summaryrefslogtreecommitdiffstats
path: root/BaseTools/Source/Python/AutoGen
diff options
context:
space:
mode:
authorRuiyu Ni <ruiyu.ni@intel.com>2017-09-26 23:26:32 +0800
committerRuiyu Ni <ruiyu.ni@intel.com>2017-10-16 13:09:46 +0800
commit9c8c4478cfcacaf5fd60b75ff78d26732d93a5b8 (patch)
tree137501cdd907d1b4496fb5ecf6fafb1cc65cfc8d /BaseTools/Source/Python/AutoGen
parent2bbd7e2fbd4b382f0bb0b289d0c40ed80a7d85cc (diff)
downloadedk2-9c8c4478cfcacaf5fd60b75ff78d26732d93a5b8.tar.gz
edk2-9c8c4478cfcacaf5fd60b75ff78d26732d93a5b8.tar.bz2
edk2-9c8c4478cfcacaf5fd60b75ff78d26732d93a5b8.zip
UefiCpuPkg/MtrrLib: Skip Base MSR access when the pair is invalid
The patch optimized the MTRR access code to skip the Base MSR access when the Mask MSR indicates the pair is invalid. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Ruiyu Ni <ruiyu.ni@intel.com> Cc: Michael D Kinney <michael.d.kinney@intel.com>
Diffstat (limited to 'BaseTools/Source/Python/AutoGen')
0 files changed, 0 insertions, 0 deletions