summaryrefslogtreecommitdiffstats
path: root/BaseTools/Source/Python/Eot/FileProfile.py
diff options
context:
space:
mode:
authorAndrei Warkentin <andrei.warkentin@intel.com>2023-02-17 18:43:08 -0600
committermergify[bot] <37929162+mergify[bot]@users.noreply.github.com>2023-03-08 18:10:34 +0000
commit5bd2e5dfe6f8efa2cbbf643e4e7e46867a8a26b0 (patch)
tree07b19495fa1e98bf49e74b843b0ccc57acf02754 /BaseTools/Source/Python/Eot/FileProfile.py
parentdc5880d02f6507419c0381bb4e90fdafb4aaf751 (diff)
downloadedk2-5bd2e5dfe6f8efa2cbbf643e4e7e46867a8a26b0.tar.gz
edk2-5bd2e5dfe6f8efa2cbbf643e4e7e46867a8a26b0.tar.bz2
edk2-5bd2e5dfe6f8efa2cbbf643e4e7e46867a8a26b0.zip
MdePkg: BaseLib: don't log in RISCV InternalSwitchStack
InternalSwitchStack may be called with a TPL high enough for a DebugLib implementation to assert. Other arch implementations don't log either. Cc: Daniel Schaefer <git@danielschaefer.me> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Zhiguang Liu <zhiguang.liu@intel.com> Reviewed-by: Sunil V L <sunilvl@ventanamicro.com> Signed-off-by: Andrei Warkentin <andrei.warkentin@intel.com>
Diffstat (limited to 'BaseTools/Source/Python/Eot/FileProfile.py')
0 files changed, 0 insertions, 0 deletions