diff options
| author | Chasel Chiu <chasel.chiu@intel.com> | 2022-07-25 12:03:51 -0700 |
|---|---|---|
| committer | mergify[bot] <37929162+mergify[bot]@users.noreply.github.com> | 2022-08-31 16:48:07 +0000 |
| commit | df25a5457f04ec465dce97428cfee96f462676e7 (patch) | |
| tree | 7ebc2087c7473f98f8c7cd8832c2633c1788c6bd /IntelFsp2Pkg/IntelFsp2Pkg.dec | |
| parent | 4b7bd4c591a81a290b31e9d1a94c4b8be787989e (diff) | |
| download | edk2-df25a5457f04ec465dce97428cfee96f462676e7.tar.gz edk2-df25a5457f04ec465dce97428cfee96f462676e7.tar.bz2 edk2-df25a5457f04ec465dce97428cfee96f462676e7.zip | |
IntelFsp2Pkg: Add FSP 2.4 MultiPhase interface.
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3916
Provide FSP 2.4 MultiPhase interface and scripts
support.
Cc: Nate DeSimone <nathaniel.l.desimone@intel.com>
Cc: Star Zeng <star.zeng@intel.com>
Signed-off-by: Chasel Chiu <chasel.chiu@intel.com>
Reviewed-by: Nate DeSimone <nathaniel.l.desimone@intel.com>
Diffstat (limited to 'IntelFsp2Pkg/IntelFsp2Pkg.dec')
| -rw-r--r-- | IntelFsp2Pkg/IntelFsp2Pkg.dec | 12 |
1 files changed, 10 insertions, 2 deletions
diff --git a/IntelFsp2Pkg/IntelFsp2Pkg.dec b/IntelFsp2Pkg/IntelFsp2Pkg.dec index 2d3eb708b9..d1c3d3ee7b 100644 --- a/IntelFsp2Pkg/IntelFsp2Pkg.dec +++ b/IntelFsp2Pkg/IntelFsp2Pkg.dec @@ -37,6 +37,9 @@ ## @libraryclass Provides FSP platform sec related actions.
FspSecPlatformLib|Include/Library/FspSecPlatformLib.h
+ ## @libraryclass Provides FSP MultiPhase service functions.
+ FspMultiPhaseLib|Include/Library/FspMultiPhaseLib.h
+
[Ppis]
#
# PPI to indicate FSP is ready to enter notify phase
@@ -112,5 +115,10 @@ gIntelFsp2PkgTokenSpaceGuid.PcdFspPrivateTemporaryRamSize |0x00000000|UINT32|0x10000006
[PcdsFixedAtBuild,PcdsDynamic,PcdsDynamicEx]
- gIntelFsp2PkgTokenSpaceGuid.PcdFspReservedMemoryLength |0x00100000|UINT32|0x46530000
- gIntelFsp2PkgTokenSpaceGuid.PcdBootLoaderEntry |0xFFFFFFE4|UINT32|0x46530100
+ gIntelFsp2PkgTokenSpaceGuid.PcdFspReservedMemoryLength |0x00100000|UINT32|0x46530000
+ gIntelFsp2PkgTokenSpaceGuid.PcdBootLoaderEntry |0xFFFFFFE4|UINT32|0x46530100
+ #
+ # Different FSP Components may have different NumberOfPhases which can be defined
+ # by each FspSecCore module from DSC.
+ #
+ gIntelFsp2PkgTokenSpaceGuid.PcdMultiPhaseNumberOfPhases |0x00000000|UINT32|0x46530101
|