summaryrefslogtreecommitdiffstats
path: root/IntelFsp2WrapperPkg
diff options
context:
space:
mode:
authorDhaval <dhaval@rivosinc.com>2023-12-13 20:29:28 +0530
committermergify[bot] <37929162+mergify[bot]@users.noreply.github.com>2023-12-19 12:48:14 +0000
commit30faafd0247af0a6534caf2a6ac3231fa8e63d86 (patch)
tree02c7e7818dc32e1cb51c47d089f5e11068f20e8d /IntelFsp2WrapperPkg
parent286b30f517ef35ae2764f13f077f0f120372a286 (diff)
downloadedk2-30faafd0247af0a6534caf2a6ac3231fa8e63d86.tar.gz
edk2-30faafd0247af0a6534caf2a6ac3231fa8e63d86.tar.bz2
edk2-30faafd0247af0a6534caf2a6ac3231fa8e63d86.zip
MdePkg: Rename Cache Management Function To Clarify Fence Based Op
There are different ways to manage cache on RISC-V Processors. One way is to use fence instruction. Another way is to use CPU specific cache management operation instructions ratified as per RISC-V ISA specifications to be introduced in future patches. Current method is fence instruction based, rename the function accordingly to add that clarity. Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Zhiguang Liu <zhiguang.liu@intel.com> Cc: Sunil V L <sunilvl@ventanamicro.com> Cc: Daniel Schaefer <git@danielschaefer.me> Cc: Laszlo Ersek <lersek@redhat.com> Cc: Pedro Falcato <pedro.falcato@gmail.com> Signed-off-by: Dhaval Sharma <dhaval@rivosinc.com> Reviewed-by: Laszlo Ersek <lersek@redhat.com>
Diffstat (limited to 'IntelFsp2WrapperPkg')
0 files changed, 0 insertions, 0 deletions