summaryrefslogtreecommitdiffstats
path: root/IntelSiliconPkg
diff options
context:
space:
mode:
authorStar Zeng <star.zeng@intel.com>2018-01-16 16:41:42 +0800
committerStar Zeng <star.zeng@intel.com>2018-01-17 10:34:22 +0800
commite8097a74b763bfc439c273ddfef8e1d542d83ea7 (patch)
tree009df592a7f138080dc2bd77885d9736c5b79ccd /IntelSiliconPkg
parent6478baf891524348451d75a37f4e4692b835a45b (diff)
downloadedk2-e8097a74b763bfc439c273ddfef8e1d542d83ea7.tar.gz
edk2-e8097a74b763bfc439c273ddfef8e1d542d83ea7.tar.bz2
edk2-e8097a74b763bfc439c273ddfef8e1d542d83ea7.zip
IntelSiliconPkg IntelVTdPmrPei: Refine comments about PHMR/PLMR.Limit
According to VTd spec, the real hardware decoded limit should be PHMR/PLMR.Limit value + alignment value. "Bits N:0 of the limit register are decoded by hardware as all 1s." Cc: Jiewen Yao <jiewen.yao@intel.com> Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Star Zeng <star.zeng@intel.com> Reviewed-by: Jiewen Yao <jiewen.yao@intel.com>
Diffstat (limited to 'IntelSiliconPkg')
-rw-r--r--IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c b/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
index 7147a19f53..8f86d4cd15 100644
--- a/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
+++ b/IntelSiliconPkg/Feature/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
@@ -1,6 +1,6 @@
/** @file
- Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
+ Copyright (c) 2017 - 2018, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License which accompanies this distribution.
@@ -60,7 +60,7 @@ typedef struct {
PEI Memory Layout:
- +------------------+ <=============== PHMR.Limit (Top of memory)
+ +------------------+ <=============== PHMR.Limit (+ alignment) (Top of memory)
| Mem Resource |
| |
@@ -72,7 +72,7 @@ typedef struct {
DMA Buffer | * DMA FREE * |
| | -------------- |
V | Read/Write Buf |
- =========== +==================+ <=============== PLMR.Limit
+ =========== +==================+ <=============== PLMR.Limit (+ alignment)
| PEI allocated |
| -------------- | <------- EfiFreeMemoryTop
| * PEI FREE * |