summaryrefslogtreecommitdiffstats
path: root/IntelSiliconPkg
diff options
context:
space:
mode:
authorJiewen Yao <jiewen.yao@intel.com>2018-03-09 11:50:58 +0800
committerJiewen Yao <jiewen.yao@intel.com>2018-03-12 13:17:15 +0800
commit224f87932d8cd8a585fa335cdb005fbd05ac3004 (patch)
tree6761e76cc1495b5b7bd313067bcb24b31d7fa09f /IntelSiliconPkg
parent6cea3c1b51148c34892d03a87e9cb5f253f98b3c (diff)
downloadedk2-224f87932d8cd8a585fa335cdb005fbd05ac3004.tar.gz
edk2-224f87932d8cd8a585fa335cdb005fbd05ac3004.tar.bz2
edk2-224f87932d8cd8a585fa335cdb005fbd05ac3004.zip
IntelSiliconPkg/Vtd: Add missing dump in ExtContext.
Cc: Star Zeng <star.zeng@intel.com> Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Jiewen Yao <jiewen.yao@intel.com> Reviewed-by: Star Zeng <star.zeng@intel.com>
Diffstat (limited to 'IntelSiliconPkg')
-rw-r--r--IntelSiliconPkg/Feature/VTd/IntelVTdDxe/TranslationTableEx.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/TranslationTableEx.c b/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/TranslationTableEx.c
index 0b3006a3c5..4ac240c9bc 100644
--- a/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/TranslationTableEx.c
+++ b/IntelSiliconPkg/Feature/VTd/IntelVTdDxe/TranslationTableEx.c
@@ -136,6 +136,7 @@ DumpDmarExtContextEntryTable (
if (ExtContextEntry[Index2].Bits.Present == 0) {
continue;
}
+ DumpSecondLevelPagingEntry ((VOID *)(UINTN)VTD_64BITS_ADDRESS(ExtContextEntry[Index2].Bits.SecondLevelPageTranslationPointerLo, ExtContextEntry[Index2].Bits.SecondLevelPageTranslationPointerHi));
}
if (ExtRootEntry[Index].Bits.UpperPresent == 0) {