diff options
| author | rsun3 <rsun3@6f19259b-4bc3-4df7-8a09-765794883524> | 2012-08-28 06:48:28 +0000 |
|---|---|---|
| committer | rsun3 <rsun3@6f19259b-4bc3-4df7-8a09-765794883524> | 2012-08-28 06:48:28 +0000 |
| commit | 3d78c020d22023d35d27b48817d73ff31a361ac7 (patch) | |
| tree | 9ef792efdbd9d74581b4efdec88934420cc86e31 /MdeModulePkg/Bus/Pci/PciBusDxe/PciIo.c | |
| parent | 055c829c4212f12614ad80dcd161a2b4f5cf6713 (diff) | |
| download | edk2-3d78c020d22023d35d27b48817d73ff31a361ac7.tar.gz edk2-3d78c020d22023d35d27b48817d73ff31a361ac7.tar.bz2 edk2-3d78c020d22023d35d27b48817d73ff31a361ac7.zip | |
Fix comparisons of enumerated types which may cause warnings for some compilers.
Signed-off-by: Sun Rui <rui.sun@intel.com>
Reviewed-by: Gao Liming <liming.gao@intel.com>
git-svn-id: https://edk2.svn.sourceforge.net/svnroot/edk2/trunk/edk2@13686 6f19259b-4bc3-4df7-8a09-765794883524
Diffstat (limited to 'MdeModulePkg/Bus/Pci/PciBusDxe/PciIo.c')
| -rw-r--r-- | MdeModulePkg/Bus/Pci/PciBusDxe/PciIo.c | 22 |
1 files changed, 11 insertions, 11 deletions
diff --git a/MdeModulePkg/Bus/Pci/PciBusDxe/PciIo.c b/MdeModulePkg/Bus/Pci/PciBusDxe/PciIo.c index 08ecaa4d10..12f6997ac5 100644 --- a/MdeModulePkg/Bus/Pci/PciBusDxe/PciIo.c +++ b/MdeModulePkg/Bus/Pci/PciBusDxe/PciIo.c @@ -1,7 +1,7 @@ /** @file
EFI PCI IO protocol functions implementation for PCI Bus module.
-Copyright (c) 2006 - 2011, Intel Corporation. All rights reserved.<BR>
+Copyright (c) 2006 - 2012, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
@@ -85,7 +85,7 @@ PciIoVerifyBarAccess ( IN UINT64 *Offset
)
{
- if (Width < 0 || Width >= EfiPciIoWidthMaximum) {
+ if ((UINT32)Width >= EfiPciIoWidthMaximum) {
return EFI_INVALID_PARAMETER;
}
@@ -146,7 +146,7 @@ PciIoVerifyConfigAccess ( {
UINT64 ExtendOffset;
- if (Width < 0 || Width >= EfiPciIoWidthMaximum) {
+ if ((UINT32)Width >= EfiPciIoWidthMaximum) {
return EFI_INVALID_PARAMETER;
}
@@ -215,7 +215,7 @@ PciIoPollMem ( PciIoDevice = PCI_IO_DEVICE_FROM_PCI_IO_THIS (This);
- if (Width < 0 || Width >= EfiPciIoWidthMaximum) {
+ if ((UINT32)Width >= EfiPciIoWidthMaximum) {
return EFI_INVALID_PARAMETER;
}
@@ -322,7 +322,7 @@ PciIoPollIo ( PciIoDevice = PCI_IO_DEVICE_FROM_PCI_IO_THIS (This);
- if (Width < 0 || Width > EfiPciIoWidthUint64) {
+ if ((UINT32)Width > EfiPciIoWidthUint64) {
return EFI_INVALID_PARAMETER;
}
@@ -421,7 +421,7 @@ PciIoMemRead ( PciIoDevice = PCI_IO_DEVICE_FROM_PCI_IO_THIS (This);
- if (Width < 0 || Width >= EfiPciIoWidthMaximum) {
+ if ((UINT32)Width >= EfiPciIoWidthMaximum) {
return EFI_INVALID_PARAMETER;
}
@@ -500,7 +500,7 @@ PciIoMemWrite ( PciIoDevice = PCI_IO_DEVICE_FROM_PCI_IO_THIS (This);
- if (Width < 0 || Width >= EfiPciIoWidthMaximum) {
+ if ((UINT32)Width >= EfiPciIoWidthMaximum) {
return EFI_INVALID_PARAMETER;
}
@@ -578,7 +578,7 @@ PciIoIoRead ( PciIoDevice = PCI_IO_DEVICE_FROM_PCI_IO_THIS (This);
- if (Width < 0 || Width >= EfiPciIoWidthMaximum) {
+ if ((UINT32)Width >= EfiPciIoWidthMaximum) {
return EFI_INVALID_PARAMETER;
}
@@ -656,7 +656,7 @@ PciIoIoWrite ( PciIoDevice = PCI_IO_DEVICE_FROM_PCI_IO_THIS (This);
- if (Width < 0 || Width >= EfiPciIoWidthMaximum) {
+ if ((UINT32)Width >= EfiPciIoWidthMaximum) {
return EFI_INVALID_PARAMETER;
}
@@ -881,7 +881,7 @@ PciIoCopyMem ( PciIoDevice = PCI_IO_DEVICE_FROM_PCI_IO_THIS (This);
- if (Width < 0 || Width >= EfiPciIoWidthMaximum) {
+ if ((UINT32)Width >= EfiPciIoWidthMaximum) {
return EFI_INVALID_PARAMETER;
}
@@ -970,7 +970,7 @@ PciIoMap ( PciIoDevice = PCI_IO_DEVICE_FROM_PCI_IO_THIS (This);
- if (Operation < 0 || Operation >= EfiPciIoOperationMaximum) {
+ if ((UINT32)Operation >= EfiPciIoOperationMaximum) {
return EFI_INVALID_PARAMETER;
}
|