diff options
| author | Zhang, Chao B <chao.b.zhang@intel.com> | 2018-01-23 15:18:16 +0800 |
|---|---|---|
| committer | Zhang, Chao B <chao.b.zhang@intel.com> | 2018-01-25 22:14:28 +0800 |
| commit | 11cf02f6d0a56398023e01b0322fbd05a396b353 (patch) | |
| tree | 82cda5f7897a1fb876160735ea255fa0854d1f91 /MdePkg/Include | |
| parent | e827d21da1c21aea0e1cdc9b896aacf988a5bacd (diff) | |
| download | edk2-11cf02f6d0a56398023e01b0322fbd05a396b353.tar.gz edk2-11cf02f6d0a56398023e01b0322fbd05a396b353.tar.bz2 edk2-11cf02f6d0a56398023e01b0322fbd05a396b353.zip | |
SecurityPkg:Tpm2DeviceLibDTpm: Support TPM command cancel
Support TPM Command cancel if executing command timeouts. Cancel could
happen in long running command case
Cc: Yao Jiewen <jiewen.yao@intel.com>
Cc: Chinnusamy Rajkumar K <rajkumar.k.chinnusamy@intel.com>
Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Chao Zhang <chao.b.zhang@intel.com>
Reviewed-by: Yao Jiewen <jiewen.yao@intel.com>
Diffstat (limited to 'MdePkg/Include')
| -rw-r--r-- | MdePkg/Include/IndustryStandard/TpmTis.h | 8 |
1 files changed, 6 insertions, 2 deletions
diff --git a/MdePkg/Include/IndustryStandard/TpmTis.h b/MdePkg/Include/IndustryStandard/TpmTis.h index 519fa794d1..f25ca25593 100644 --- a/MdePkg/Include/IndustryStandard/TpmTis.h +++ b/MdePkg/Include/IndustryStandard/TpmTis.h @@ -2,7 +2,7 @@ TPM Interface Specification definition.
It covers both TPM1.2 and TPM2.0.
-Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>
+Copyright (c) 2016 - 2018, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials
are licensed and made available under the terms and conditions of the BSD License
which accompanies this distribution. The full text of the license may be found at
@@ -143,6 +143,10 @@ typedef TIS_PC_REGISTERS *TIS_PC_REGISTERS_PTR; #define TIS_PC_ACC_ESTABLISH BIT0
///
+/// Write a 1 to this bit to notify TPM to cancel currently executing command
+///
+#define TIS_PC_STS_CANCEL BIT24
+///
/// This field indicates that STS_DATA and STS_EXPECT are valid
///
#define TIS_PC_STS_VALID BIT7
@@ -180,4 +184,4 @@ typedef TIS_PC_REGISTERS *TIS_PC_REGISTERS_PTR; #define TIS_TIMEOUT_C (750 * 1000) // 750ms
#define TIS_TIMEOUT_D (750 * 1000) // 750ms
-#endif
\ No newline at end of file +#endif
|