summaryrefslogtreecommitdiffstats
path: root/UefiCpuPkg/Library/BaseUefiCpuLib
diff options
context:
space:
mode:
authorMichael Kinney <michael.d.kinney@intel.com>2017-05-16 13:35:17 -0700
committerMichael Kinney <michael.d.kinney@intel.com>2017-05-19 14:07:33 -0700
commit5b78f30d81d7e536df37bafb48c4cb5b6d44edb8 (patch)
treebf8b1d7abbb1426a3af73e024fc35ad251ccef5d /UefiCpuPkg/Library/BaseUefiCpuLib
parent0d0a19cb14ba6867813f56a52cfc89545ad07f3a (diff)
downloadedk2-5b78f30d81d7e536df37bafb48c4cb5b6d44edb8.tar.gz
edk2-5b78f30d81d7e536df37bafb48c4cb5b6d44edb8.tar.bz2
edk2-5b78f30d81d7e536df37bafb48c4cb5b6d44edb8.zip
UefiCpuPkg/BaseUefiCpuLib: Use NASM read-only data section name
https://bugzilla.tianocore.org/show_bug.cgi?id=556 NASM requires read-only data sections to use the section name .rodata. This fix changes .rdata to .rodata. The build failure from use of .rdata is seen when using the XCODE5 tool chain. Section "7.8.1 macho extensions to the SECTION Directive" of the NASM documentation at http://www.nasm.us/doc/ describes the section name requirements. Cc: Jeff Fan <jeff.fan@intel.com> Cc: Andrew Fish <afish@apple.com> Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Michael Kinney <michael.d.kinney@intel.com> Reviewed-by: Jeff Fan <jeff.fan@intel.com>
Diffstat (limited to 'UefiCpuPkg/Library/BaseUefiCpuLib')
-rw-r--r--UefiCpuPkg/Library/BaseUefiCpuLib/Ia32/InitializeFpu.nasm4
-rw-r--r--UefiCpuPkg/Library/BaseUefiCpuLib/X64/InitializeFpu.nasm4
2 files changed, 4 insertions, 4 deletions
diff --git a/UefiCpuPkg/Library/BaseUefiCpuLib/Ia32/InitializeFpu.nasm b/UefiCpuPkg/Library/BaseUefiCpuLib/Ia32/InitializeFpu.nasm
index 55085e019f..6dac4ccfc7 100644
--- a/UefiCpuPkg/Library/BaseUefiCpuLib/Ia32/InitializeFpu.nasm
+++ b/UefiCpuPkg/Library/BaseUefiCpuLib/Ia32/InitializeFpu.nasm
@@ -1,6 +1,6 @@
;------------------------------------------------------------------------------
;*
-;* Copyright (c) 2016, Intel Corporation. All rights reserved.<BR>
+;* Copyright (c) 2016 - 2017, Intel Corporation. All rights reserved.<BR>
;* This program and the accompanying materials
;* are licensed and made available under the terms and conditions of the BSD License
;* which accompanies this distribution. The full text of the license may be found at
@@ -12,7 +12,7 @@
;*
;------------------------------------------------------------------------------
- SECTION .rdata
+ SECTION .rodata
;
; Float control word initial value:
diff --git a/UefiCpuPkg/Library/BaseUefiCpuLib/X64/InitializeFpu.nasm b/UefiCpuPkg/Library/BaseUefiCpuLib/X64/InitializeFpu.nasm
index 904b64e510..404c199b35 100644
--- a/UefiCpuPkg/Library/BaseUefiCpuLib/X64/InitializeFpu.nasm
+++ b/UefiCpuPkg/Library/BaseUefiCpuLib/X64/InitializeFpu.nasm
@@ -1,6 +1,6 @@
;------------------------------------------------------------------------------
;*
-;* Copyright (c) 2009 - 2012, Intel Corporation. All rights reserved.<BR>
+;* Copyright (c) 2009 - 2017, Intel Corporation. All rights reserved.<BR>
;* This program and the accompanying materials
;* are licensed and made available under the terms and conditions of the BSD License
;* which accompanies this distribution. The full text of the license may be found at
@@ -12,7 +12,7 @@
;*
;------------------------------------------------------------------------------
- SECTION .rdata
+ SECTION .rodata
;
; Float control word initial value:
; all exceptions masked, double-extended-precision, round-to-nearest