blob: 5aa733ea5965805bf8cfeee52cd390428dd52cc1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
;------------------------------------------------------------------------------
; @file
; First code exectuted by processor after resetting.
;
; Copyright (c) 2008 - 2013, Intel Corporation. All rights reserved.<BR>
; This program and the accompanying materials
; are licensed and made available under the terms and conditions of the BSD License
; which accompanies this distribution. The full text of the license may be found at
; http://opensource.org/licenses/bsd-license.php
;
; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
;
;------------------------------------------------------------------------------
BITS 16
ALIGN 16 ; 0xffffffd0
applicationProcessorEntryPoint:
;
; Application Processors entry point
;
; GenFv generates code aligned on a 4k boundary which will jump to this
; location. (0xffffffd0) This allows the Local APIC Startup IPI to be
; used to wake up the application processors.
;
jmp short resetVector
ALIGN 16 ; 0xffffffe0
peiCoreEntryPoint:
;
; PEI Core entry point
;
; GenFv fills the address of the PEI Core into this location
;
DD 0x12345678
ALIGN 16 ; 0xfffffff0
resetVector:
;
; Reset Vector
;
; This is where the processor will begin execution
;
nop
nop
jmp near $
ALIGN 8
ApStartupSegment:
DD 0x12345678
BootFvBaseAddress:
DD 0x12345678
ALIGN 16 ; 0x100000000
|
