1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
|
/*++
Copyright (c) 2004 - 2014, Intel Corporation. All rights reserved
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
Module Name:
PchCommonDefinitions.h
Abstract:
This header file provides common definitions for PCH
--*/
#ifndef _PCH_COMMON_DEFINITIONS_H_
#define _PCH_COMMON_DEFINITIONS_H_
//
// MMIO access macros
//
#define PchMmioAddress(BaseAddr, Register) ((UINTN) BaseAddr + (UINTN) (Register))
//
// 32 bit MMIO access
//
#define PchMmio32Ptr(BaseAddr, Register) ((volatile UINT32 *) PchMmioAddress (BaseAddr, Register))
#define PchMmio32(BaseAddr, Register) *PchMmio32Ptr (BaseAddr, Register)
#define PchMmio32Or(BaseAddr, Register, OrData) \
PchMmio32 (BaseAddr, Register) = (UINT32) \
(PchMmio32 (BaseAddr, Register) | (UINT32) (OrData))
#define PchMmio32And(BaseAddr, Register, AndData) \
PchMmio32 (BaseAddr, Register) = (UINT32) \
(PchMmio32 (BaseAddr, Register) & (UINT32) (AndData))
#define PchMmio32AndThenOr(BaseAddr, Register, AndData, OrData) \
PchMmio32 (BaseAddr, Register) = (UINT32) \
((PchMmio32 (BaseAddr, Register) & (UINT32) (AndData)) | (UINT32) (OrData))
//
// 16 bit MMIO access
//
#define PchMmio16Ptr(BaseAddr, Register) ((volatile UINT16 *) PchMmioAddress (BaseAddr, Register))
#define PchMmio16(BaseAddr, Register) *PchMmio16Ptr (BaseAddr, Register)
#define PchMmio16Or(BaseAddr, Register, OrData) \
PchMmio16 (BaseAddr, Register) = (UINT16) \
(PchMmio16 (BaseAddr, Register) | (UINT16) (OrData))
#define PchMmio16And(BaseAddr, Register, AndData) \
PchMmio16 (BaseAddr, Register) = (UINT16) \
(PchMmio16 (BaseAddr, Register) & (UINT16) (AndData))
#define PchMmio16AndThenOr(BaseAddr, Register, AndData, OrData) \
PchMmio16 (BaseAddr, Register) = (UINT16) \
((PchMmio16 (BaseAddr, Register) & (UINT16) (AndData)) | (UINT16) (OrData))
//
// 8 bit MMIO access
//
#define PchMmio8Ptr(BaseAddr, Register) ((volatile UINT8 *) PchMmioAddress (BaseAddr, Register))
#define PchMmio8(BaseAddr, Register) *PchMmio8Ptr (BaseAddr, Register)
#define PchMmio8Or(BaseAddr, Register, OrData) \
PchMmio8 (BaseAddr, Register) = (UINT8) \
(PchMmio8 (BaseAddr, Register) | (UINT8) (OrData))
#define PchMmio8And(BaseAddr, Register, AndData) \
PchMmio8 (BaseAddr, Register) = (UINT8) \
(PchMmio8 (BaseAddr, Register) & (UINT8) (AndData))
#define PchMmio8AndThenOr(BaseAddr, Register, AndData, OrData) \
PchMmio8 (BaseAddr, Register) = (UINT8) \
((PchMmio8 (BaseAddr, Register) & (UINT8) (AndData)) | (UINT8) (OrData))
//
// Memory Mapped PCI Access macros
//
#define PCH_PCI_EXPRESS_BASE_ADDRESS 0xE0000000
//
// PCI Device MM Base
//
#define PchPciDeviceMmBase(Bus, Device, Function) \
( \
(UINTN) PCH_PCI_EXPRESS_BASE_ADDRESS + (UINTN) (Bus << 20) + (UINTN) (Device << 15) + (UINTN) \
(Function << 12) \
)
//
// PCI Device MM Address
//
#define PchPciDeviceMmAddress(Segment, Bus, Device, Function, Register) \
( \
(UINTN) PCH_PCI_EXPRESS_BASE_ADDRESS + (UINTN) (Bus << 20) + (UINTN) (Device << 15) + (UINTN) \
(Function << 12) + (UINTN) (Register) \
)
//
// 32 bit PCI access
//
#define PchMmPci32Ptr(Segment, Bus, Device, Function, Register) \
((volatile UINT32 *) PchPciDeviceMmAddress (Segment, Bus, Device, Function, Register))
#define PchMmPci32(Segment, Bus, Device, Function, Register) *PchMmPci32Ptr (Segment, Bus, Device, Function, Register)
#define PchMmPci32Or(Segment, Bus, Device, Function, Register, OrData) \
PchMmPci32 ( \
Segment, \
Bus, \
Device, \
Function, \
Register \
) = (UINT32) (PchMmPci32 (Segment, Bus, Device, Function, Register) | (UINT32) (OrData))
#define PchMmPci32And(Segment, Bus, Device, Function, Register, AndData) \
PchMmPci32 ( \
Segment, \
Bus, \
Device, \
Function, \
Register \
) = (UINT32) (PchMmPci32 (Segment, Bus, Device, Function, Register) & (UINT32) (AndData))
#define PchMmPci32AndThenOr(Segment, Bus, Device, Function, Register, AndData, OrData) \
PchMmPci32 ( \
Segment, \
Bus, \
Device, \
Function, \
Register \
) = (UINT32) ((PchMmPci32 (Segment, Bus, Device, Function, Register) & (UINT32) (AndData)) | (UINT32) (OrData))
//
// 16 bit PCI access
//
#define PchMmPci16Ptr(Segment, Bus, Device, Function, Register) \
((volatile UINT16 *) PchPciDeviceMmAddress (Segment, Bus, Device, Function, Register))
#define PchMmPci16(Segment, Bus, Device, Function, Register) *PchMmPci16Ptr (Segment, Bus, Device, Function, Register)
#define PchMmPci16Or(Segment, Bus, Device, Function, Register, OrData) \
PchMmPci16 ( \
Segment, \
Bus, \
Device, \
Function, \
Register \
) = (UINT16) (PchMmPci16 (Segment, Bus, Device, Function, Register) | (UINT16) (OrData))
#define PchMmPci16And(Segment, Bus, Device, Function, Register, AndData) \
PchMmPci16 ( \
Segment, \
Bus, \
Device, \
Function, \
Register \
) = (UINT16) (PchMmPci16 (Segment, Bus, Device, Function, Register) & (UINT16) (AndData))
#define PchMmPci16AndThenOr(Segment, Bus, Device, Function, Register, AndData, OrData) \
PchMmPci16 ( \
Segment, \
Bus, \
Device, \
Function, \
Register \
) = (UINT16) ((PchMmPci16 (Segment, Bus, Device, Function, Register) & (UINT16) (AndData)) | (UINT16) (OrData))
//
// 8 bit PCI access
//
#define PchMmPci8Ptr(Segment, Bus, Device, Function, Register) \
((volatile UINT8 *) PchPciDeviceMmAddress (Segment, Bus, Device, Function, Register))
#define PchMmPci8(Segment, Bus, Device, Function, Register) *PchMmPci8Ptr (Segment, Bus, Device, Function, Register)
#define PchMmPci8Or(Segment, Bus, Device, Function, Register, OrData) \
PchMmPci8 ( \
Segment, \
Bus, \
Device, \
Function, \
Register \
) = (UINT8) (PchMmPci8 (Segment, Bus, Device, Function, Register) | (UINT8) (OrData))
#define PchMmPci8And(Segment, Bus, Device, Function, Register, AndData) \
PchMmPci8 ( \
Segment, \
Bus, \
Device, \
Function, \
Register \
) = (UINT8) (PchMmPci8 (Segment, Bus, Device, Function, Register) & (UINT8) (AndData))
#define PchMmPci8AndThenOr(Segment, Bus, Device, Function, Register, AndData, OrData) \
PchMmPci8 ( \
Segment, \
Bus, \
Device, \
Function, \
Register \
) = (UINT8) ((PchMmPci8 (Segment, Bus, Device, Function, Register) & (UINT8) (AndData)) | (UINT8) (OrData))
#endif
|
