1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
|
/** @file
Copyright (c) 2007 - 2014, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available under
the terms and conditions of the BSD License that accompanies this distribution.
The full text of the license may be found at
http://opensource.org/licenses/bsd-license.php.
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
Module Name:
IdeBus.h
Abstract:
System reset Library Services. This library class provides a set of
methods to reset whole system with manipulate ICH.
**/
#include <Base.h>
#include <Library/ResetSystemLib.h>
#include <Library/BaseLib.h>
#include <Library/IoLib.h>
#include <Library/DebugLib.h>
#include <Library/PciLib.h>
#include "PchRegs.h"
#include "Rsci.h"
#include "Platform.h"
#define RESET_GENERATOR_PORT R_PCH_RST_CNT
VOID
EFIAPI
PlatformResetHook (
UINT8 ResetType
)
{
//
// Platform need to save OS reset request/types for next Android boot
//
IoWrite8 (0x72, CMOS_RESET_TYPE_BY_OS);
IoWrite8 (0x73, ResetType);
}
/**
Calling this function causes a system-wide reset. This sets
all circuitry within the system to its initial state. This type of reset
is asynchronous to system operation and operates without regard to
cycle boundaries.
System reset should not return, if it returns, it means the system does
not support cold reset.
**/
VOID
EFIAPI
ResetCold (
VOID
)
{
PlatformResetHook(COLD_RESET);
IoWrite8 (RESET_GENERATOR_PORT, 0x2);
IoWrite8 (RESET_GENERATOR_PORT, 0x6);
}
/**
Calling this function causes a system-wide initialization. The processors
are set to their initial state, and pending cycles are not corrupted.
System reset should not return, if it returns, it means the system does
not support warm reset.
**/
VOID
EFIAPI
ResetWarm (
VOID
)
{
PlatformResetHook(WARM_RESET);
IoWrite8 (RESET_GENERATOR_PORT, 0x0);
IoWrite8 (RESET_GENERATOR_PORT, 0x4);
}
/**
Calling this function causes the system to enter a power state equivalent
to the ACPI G2/S5 or G3 states.
System shutdown should not return, if it returns, it means the system does
not support shut down reset.
**/
VOID
EFIAPI
ResetShutdown (
VOID
)
{
UINT16 PchPmioBase;
UINT16 Data16;
UINT32 Data32;
PchPmioBase = (UINT16) (PciRead16 (PCI_LIB_ADDRESS(0, PCI_DEVICE_NUMBER_PCH_LPC, 0, R_PCH_LPC_ACPI_BASE)) & ~BIT0);
//
// Then, GPE0_EN should be disabled to avoid any GPI waking up the system from S5
//
Data16 = 0;
IoWrite16 (
(UINTN)(PchPmioBase + R_PCH_ACPI_GPE0a_EN),
(UINT16)Data16
);
//
// Clear Sleep SMI Status
//
IoWrite16 (PchPmioBase + R_PCH_SMI_STS,
(UINT16)(IoRead16 (PchPmioBase + R_PCH_SMI_STS) | B_PCH_SMI_STS_ON_SLP_EN));
//
// Clear Sleep Type Enable
//
IoWrite16 (PchPmioBase + R_PCH_SMI_EN,
(UINT16)(IoRead16 (PchPmioBase + R_PCH_SMI_EN) & (~B_PCH_SMI_EN_ON_SLP_EN)));
//
// Clear Power Button Status
//
IoWrite16(PchPmioBase + R_PCH_ACPI_PM1_STS, B_PCH_ACPI_PM1_STS_PWRBTN);
//
// Secondly, Power Button Status bit must be cleared
//
// Write a "1" to bit[8] of power button status register at
// (ABASE + PM1_STS) to clear this bit
// Clear it through SMI Status register
//
Data16 = B_PCH_SMI_STS_PM1_STS_REG;
IoWrite16 ((UINTN) (PchPmioBase + R_PCH_SMI_STS), Data16);
//
// Finally, transform system into S5 sleep state
//
Data32 = IoRead32 ((UINTN) (PchPmioBase + R_PCH_ACPI_PM1_CNT));
Data32 = (UINT32) ((Data32 &~(B_PCH_ACPI_PM1_CNT_SLP_TYP + B_PCH_ACPI_PM1_CNT_SLP_EN)) | V_PCH_ACPI_PM1_CNT_S5);
IoWrite32 ((UINTN) (PchPmioBase + R_PCH_ACPI_PM1_CNT), Data32);
Data32 = Data32 | B_PCH_ACPI_PM1_CNT_SLP_EN;
IoWrite32 ((UINTN) (PchPmioBase + R_PCH_ACPI_PM1_CNT), Data32);
return;
}
/**
Calling this function causes the system to enter a power state for capsule
update.
Reset update should not return, if it returns, it means the system does
not support capsule update.
**/
VOID
EFIAPI
EnterS3WithImmediateWake (
VOID
)
{
ASSERT (FALSE);
}
|
