summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAlan Green <avg@google.com>2021-01-08 08:48:17 +1100
committerEdward O'Callaghan <quasisec@chromium.org>2021-01-15 01:22:43 +0000
commit4f112f699485006f22c988a37961544141905f27 (patch)
tree1fc1823e2edc3fdaeabba352b135ba4734217ef2
parent5e5c3f15efe262ff23642dd543faf6a9dbb3bbdb (diff)
downloadflashrom-4f112f699485006f22c988a37961544141905f27.tar.gz
flashrom-4f112f699485006f22c988a37961544141905f27.tar.bz2
flashrom-4f112f699485006f22c988a37961544141905f27.zip
flashchips.c: Mark GD25LQ128C/D as TEST_OK_PREW
I have successfully probed/read/erased/written a GD25LQ128D, so marking this entry as tested. Signed-off-by: Alan Green <avg@google.com> Change-Id: Ic5329ebe81b6c1eabfb594f7f7affb3fd460db6b Reviewed-on: https://review.coreboot.org/c/flashrom/+/49229 Reviewed-by: Edward O'Callaghan <quasisec@chromium.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--flashchips.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/flashchips.c b/flashchips.c
index 7590dff91..38b0bfd09 100644
--- a/flashchips.c
+++ b/flashchips.c
@@ -6242,7 +6242,7 @@ const struct flashchip flashchips[] = {
.page_size = 256,
/* OTP: 1024B total, 256B reserved; read 0x48; write 0x42, erase 0x44 */
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP,
- .tested = TEST_UNTESTED,
+ .tested = TEST_OK_PREW,
.probe = probe_spi_rdid,
.probe_timing = TIMING_ZERO,
.block_erasers =