summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorNathan Rennie-Waldock <nathan.renniewaldock@gmail.com>2018-08-10 15:35:23 +0100
committerNico Huber <nico.h@gmx.de>2018-08-17 21:32:14 +0000
commit5a7f942b2810884d0f6e8c7c677c683f64b1e784 (patch)
tree438c3e0d37ededa25dca7169db7fb65e307fdf02
parentcadd42025cf5694a391f6cedb6374117336ae2c8 (diff)
downloadflashrom-5a7f942b2810884d0f6e8c7c677c683f64b1e784.tar.gz
flashrom-5a7f942b2810884d0f6e8c7c677c683f64b1e784.tar.bz2
flashrom-5a7f942b2810884d0f6e8c7c677c683f64b1e784.zip
Add support for MX25R6435F
Change-Id: I664ffce6f9aa7544e17b516a1b4179d561208b2f Signed-off-by: Nathan Rennie-Waldock <nathan.renniewaldock@gmail.com> Reviewed-on: https://review.coreboot.org/28004 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Nico Huber <nico.h@gmx.de>
-rw-r--r--flashchips.c39
-rw-r--r--flashchips.h2
2 files changed, 41 insertions, 0 deletions
diff --git a/flashchips.c b/flashchips.c
index 2bbf60fe1..464e9b5ed 100644
--- a/flashchips.c
+++ b/flashchips.c
@@ -8650,6 +8650,45 @@ const struct flashchip flashchips[] = {
{
.vendor = "Macronix",
+ .name = "MX25R6435F",
+ .bustype = BUS_SPI,
+ .manufacture_id = MACRONIX_ID,
+ .model_id = MACRONIX_MX25R6435F,
+ .total_size = 8192,
+ .page_size = 256,
+ /* OTP: 1024B total; enter 0xB1, exit 0xC1 */
+ .feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP,
+ .tested = TEST_OK_PREW,
+ .probe = probe_spi_rdid,
+ .probe_timing = TIMING_ZERO,
+ .block_erasers =
+ {
+ {
+ .eraseblocks = { {4 * 1024, 2048} },
+ .block_erase = spi_block_erase_20,
+ }, {
+ .eraseblocks = { {64 * 1024, 128} },
+ .block_erase = spi_block_erase_d8,
+ }, {
+ .eraseblocks = { {32 * 1024, 256} },
+ .block_erase = spi_block_erase_52,
+ }, {
+ .eraseblocks = { {8 * 1024 * 1024, 1} },
+ .block_erase = spi_block_erase_60,
+ }, {
+ .eraseblocks = { {8 * 1024 * 1024, 1} },
+ .block_erase = spi_block_erase_c7,
+ }
+ },
+ .printlock = spi_prettyprint_status_register_bp3_srwd, /* bit6 is quad enable */
+ .unlock = spi_disable_blockprotect_bp3_srwd,
+ .write = spi_chip_write_256,
+ .read = spi_chip_read, /* Fast read (0x0B) and multi I/O supported */
+ .voltage = {1650, 3600},
+ },
+
+ {
+ .vendor = "Macronix",
.name = "MX29F001B",
.bustype = BUS_PARALLEL,
.manufacture_id = MACRONIX_ID,
diff --git a/flashchips.h b/flashchips.h
index f4880d6d8..ecd8d7a50 100644
--- a/flashchips.h
+++ b/flashchips.h
@@ -495,6 +495,8 @@
#define MACRONIX_MX25L3235D 0x5E16 /* MX25L3225D/MX25L3235D/MX25L3237D */
#define MACRONIX_MX25L6495F 0x9517
+#define MACRONIX_MX25R6435F 0x2817
+
#define MACRONIX_MX29F001B 0x19
#define MACRONIX_MX29F001T 0x18
#define MACRONIX_MX29F002B 0x34 /* Same as MX29F002NB; N has reset pin n/c. */