summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-04-29 15:23:59 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-05-03 02:56:23 +0000
commit84bfddca69602c96c5e30c12a44de7a5320637cc (patch)
treee2f7fb6eda7647ac4ede02c6d3946ff9f438f65c
parent9dc3d8d35b375eef3e63f3a24a63daaf57caf63b (diff)
downloadflashrom-84bfddca69602c96c5e30c12a44de7a5320637cc.tar.gz
flashrom-84bfddca69602c96c5e30c12a44de7a5320637cc.tar.bz2
flashrom-84bfddca69602c96c5e30c12a44de7a5320637cc.zip
chipset_enable.c: Spell `BIOS` in uppercase
Intel document #336067 uses `BIOS Control` to refer to this register. Change-Id: Ib66547b2b5d77658ab1925e4ad3acfe44e14843c Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/flashrom/+/40857 Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Marcello Sylvester Bauer <sylv@sylv.io> Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
-rw-r--r--chipset_enable.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/chipset_enable.c b/chipset_enable.c
index 783bb9426..632679c20 100644
--- a/chipset_enable.c
+++ b/chipset_enable.c
@@ -354,7 +354,7 @@ static int enable_flash_ich_bios_cntl_common(enum ich_chipset ich_generation, vo
msg_pwarn("Warning: BIOS region SMM protection is enabled!\n");
if (new != wanted)
- msg_pwarn("Warning: Setting Bios Control at 0x%x from 0x%02x to 0x%02x failed.\n"
+ msg_pwarn("Warning: Setting BIOS Control at 0x%x from 0x%02x to 0x%02x failed.\n"
"New value is 0x%02x.\n", bios_cntl, old, wanted, new);
/* Return an error if we could not set the write enable only. */