summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorStefan Reinauer <stepan@coresystems.de>2008-01-18 15:33:10 +0000
committerStefan Reinauer <stefan.reinauer@coreboot.org>2008-01-18 15:33:10 +0000
commite3f3e2edb4f45ff5f53df3a3b4012bc5e60f1bb8 (patch)
treef2e011db66093d0ccda872ed7a73f3ff2d1eccb0
parenta3f8a6416616588021f21b893e673cc67a71bc3f (diff)
downloadflashrom-e3f3e2edb4f45ff5f53df3a3b4012bc5e60f1bb8.tar.gz
flashrom-e3f3e2edb4f45ff5f53df3a3b4012bc5e60f1bb8.tar.bz2
flashrom-e3f3e2edb4f45ff5f53df3a3b4012bc5e60f1bb8.zip
Rename LinuxBIOS to coreboot
Corresponding to flashrom svn r178 and coreboot v2 svn r3054. Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de>
-rw-r--r--README10
-rw-r--r--board_enable.c10
-rw-r--r--flash.h4
-rw-r--r--flashchips.c4
-rw-r--r--flashrom.810
-rw-r--r--flashrom.c2
-rw-r--r--layout.c4
-rw-r--r--lbtable.c10
-rw-r--r--linuxbios_tables.h14
-rw-r--r--m29f400bt.c2
10 files changed, 35 insertions, 35 deletions
diff --git a/README b/README
index 9f842ff50..994a16380 100644
--- a/README
+++ b/README
@@ -2,7 +2,7 @@
Flashrom README
-------------------------------------------------------------------------------
-This is the universal (LinuxBIOS) flash utility.
+This is the universal (coreboot) flash utility.
Build Requirements
------------------
@@ -38,17 +38,17 @@ Usage
is that flash info is dumped and the flash chip is set to writable.
-LinuxBIOS Table and Mainboard Identification
+coreboot Table and Mainboard Identification
--------------------------------------------
-Flashrom reads the LinuxBIOS table to determine the current mainboard
-(parse DMI as well in future?). If no LinuxBIOS table could be read
+Flashrom reads the coreboot table to determine the current mainboard
+(parse DMI as well in future?). If no coreboot table could be read
or if you want to override these values, you can specify -m, e.g.:
flashrom -w --mainboard AGAMI:ARUMA agami_aruma.rom
The following boards require the specification of the board name, if
-no LinuxBIOS table is found:
+no coreboot table is found:
* IWILL DK8-HTX: use -m iwill:dk8_htx
* Agami Aruma: use -m AGAMI:ARUMA
diff --git a/board_enable.c b/board_enable.c
index 79c6e8765..27f431f51 100644
--- a/board_enable.c
+++ b/board_enable.c
@@ -148,7 +148,7 @@ static int w83627thf_gpio4_4_raise_4e(const char *name)
/**
* Suited for VIAs EPIA M and MII, and maybe other CLE266 based EPIAs.
*
- * We don't need to do this when using LinuxBIOS, GPIO15 is never lowered there.
+ * We don't need to do this when using coreboot, GPIO15 is never lowered there.
*/
static int board_via_epia_m(const char *name)
{
@@ -368,7 +368,7 @@ struct board_pciid_enable {
uint16_t second_card_vendor;
uint16_t second_card_device;
- /* The vendor / part name from the LinuxBIOS table. */
+ /* The vendor / part name from the coreboot table. */
const char *lb_vendor;
const char *lb_part;
@@ -407,10 +407,10 @@ struct board_pciid_enable board_pciid_enables[] = {
};
/**
- * Match boards on LinuxBIOS table gathered vendor and part name.
+ * Match boards on coreboot table gathered vendor and part name.
* Require main PCI IDs to match too as extra safety.
*/
-static struct board_pciid_enable *board_match_linuxbios_name(const char *vendor, const char *part)
+static struct board_pciid_enable *board_match_coreboot_name(const char *vendor, const char *part)
{
struct board_pciid_enable *board = board_pciid_enables;
@@ -478,7 +478,7 @@ int board_flash_enable(const char *vendor, const char *part)
int ret = 0;
if (vendor && part)
- board = board_match_linuxbios_name(vendor, part);
+ board = board_match_coreboot_name(vendor, part);
if (!board)
board = board_match_pci_card_ids();
diff --git a/flash.h b/flash.h
index 4b571625f..dffb1b803 100644
--- a/flash.h
+++ b/flash.h
@@ -286,7 +286,7 @@ int find_romentry(char *name);
int handle_romentries(uint8_t *buffer, uint8_t *content);
/* lbtable.c */
-int linuxbios_init(void);
+int coreboot_init(void);
extern char *lb_part, *lb_vendor;
/* spi.c */
@@ -329,7 +329,7 @@ int erase_m29f400bt(struct flashchip *flash);
int block_erase_m29f400bt(volatile uint8_t *bios,
volatile uint8_t *dst);
int write_m29f400bt(struct flashchip *flash, uint8_t *buf);
-int write_linuxbios_m29f400bt(struct flashchip *flash, uint8_t *buf);
+int write_coreboot_m29f400bt(struct flashchip *flash, uint8_t *buf);
void toggle_ready_m29f400bt(volatile uint8_t *dst);
void data_polling_m29f400bt(volatile uint8_t *dst, uint8_t data);
void protect_m29f400bt(volatile uint8_t *bios);
diff --git a/flashchips.c b/flashchips.c
index bdafbe687..18589c06c 100644
--- a/flashchips.c
+++ b/flashchips.c
@@ -47,7 +47,7 @@ struct flashchip flashchips[] = {
{"EN29F002(A)(N)B", EON_ID, EN_29F002B, 256, 256,
probe_jedec, erase_chip_jedec, write_jedec},
{"MBM29F400TC", FUJITSU_ID, MBM29F400TC_STRANGE, 512, 64 * 1024,
- probe_m29f400bt, erase_m29f400bt, write_linuxbios_m29f400bt},
+ probe_m29f400bt, erase_m29f400bt, write_coreboot_m29f400bt},
{"MX29F002", MX_ID, MX_29F002, 256, 64 * 1024,
probe_29f002, erase_29f002, write_29f002},
{"MX25L4005", MX_ID, MX_25L4005, 512, 256,
@@ -131,7 +131,7 @@ struct flashchip flashchips[] = {
{"M29F002T/NT", ST_ID, ST_M29F002T, 256, 64 * 1024,
probe_jedec, erase_chip_jedec, write_jedec},
{"M29F400BT", ST_ID, ST_M29F400BT, 512, 64 * 1024,
- probe_m29f400bt, erase_m29f400bt, write_linuxbios_m29f400bt},
+ probe_m29f400bt, erase_m29f400bt, write_coreboot_m29f400bt},
{"M50FLW040A", ST_ID, ST_M50FLW040A, 512, 64 * 1024,
probe_jedec, erase_chip_jedec, write_jedec},
{"M50FLW040B", ST_ID, ST_M50FLW040B, 512, 64 * 1024,
diff --git a/flashrom.8 b/flashrom.8
index 1803bf826..319746030 100644
--- a/flashrom.8
+++ b/flashrom.8
@@ -7,7 +7,7 @@ flashrom \- a universal flash programming utility
.SH DESCRIPTION
.B flashrom
is a universal flash programming utility for DIP, PLCC, or SPI flash ROM
-chips. It can be used to flash BIOS/LinuxBIOS/firmware images, for example.
+chips. It can be used to flash BIOS/coreboot/firmware images, for example.
.SH OPTIONS
If no file is specified, then all that happens
is that flash info is dumped and the flash chip is set to writable.
@@ -46,8 +46,8 @@ README for a list.
Force write without checking whether the ROM image file is really meant
to be used on this board.
.sp
-Note: This check only works while LinuxBIOS is running, and only for those
-boards where the LinuxBIOS code supports it.
+Note: This check only works while coreboot is running, and only for those
+boards where the coreboot code supports it.
.TP
.B "\-l, \-\-layout" <layout.file>
Read ROM layout from file.
@@ -63,8 +63,8 @@ Show a help text and exit.
.\".B "\-\-version"
.\"Show version information and exit.
.SH BUGS
-Please report any bugs at http://tracker.linuxbios.org/trac/LinuxBIOS/,
-or on the LinuxBIOS mailing list (http://linuxbios.org/Mailinglist).
+Please report any bugs at http://tracker.coreboot.org/trac/coreboot/,
+or on the coreboot mailing list (http://www.coreboot.org/Mailinglist).
.SH LICENCE
.B flashrom
is covered by the GNU General Public License (GPL), version 2 or later.
diff --git a/flashrom.c b/flashrom.c
index 27cf1fc0c..9fde57d9e 100644
--- a/flashrom.c
+++ b/flashrom.c
@@ -350,7 +350,7 @@ int main(int argc, char *argv[])
/* We look at the lbtable first to see if we need a
* mainboard specific flash enable sequence.
*/
- linuxbios_init();
+ coreboot_init();
/* try to enable it. Failure IS an option, since not all motherboards
* really need this to be done, etc., etc.
diff --git a/layout.c b/layout.c
index cbd8791cc..3d24b25af 100644
--- a/layout.c
+++ b/layout.c
@@ -46,7 +46,7 @@ int show_id(uint8_t *bios, int size)
return 0;
}
- printf_debug("LinuxBIOS last image size "
+ printf_debug("coreboot last image size "
"(not ROM size) is %d bytes.\n", *walk);
walk--;
@@ -57,7 +57,7 @@ int show_id(uint8_t *bios, int size)
printf_debug("Mainboard ID: %s\n", mainboard_part);
/*
- * If lb_vendor is not set, the linuxbios table was
+ * If lb_vendor is not set, the coreboot table was
* not found. Nor was -mVENDOR:PART specified
*/
diff --git a/lbtable.c b/lbtable.c
index a56afc764..1cca964c2 100644
--- a/lbtable.c
+++ b/lbtable.c
@@ -124,7 +124,7 @@ static struct lb_header *find_lb_table(void *base, unsigned long start,
head->table_checksum);
continue;
}
- fprintf(stdout, "Found LinuxBIOS table at 0x%08lx.\n", addr);
+ fprintf(stdout, "Found coreboot table at 0x%08lx.\n", addr);
return head;
};
@@ -181,7 +181,7 @@ static void search_lb_records(struct lb_record *rec, struct lb_record *last,
}
}
-int linuxbios_init(void)
+int coreboot_init(void)
{
uint8_t *low_1MB;
struct lb_header *lb_table;
@@ -201,16 +201,16 @@ int linuxbios_init(void)
if (lb_table) {
unsigned long addr;
addr = ((char *)lb_table) - ((char *)low_1MB);
- printf_debug("LinuxBIOS table found at %p.\n", lb_table);
+ printf_debug("Coreboot table found at %p.\n", lb_table);
rec = (struct lb_record *)(((char *)lb_table) + lb_table->header_bytes);
last = (struct lb_record *)(((char *)rec) + lb_table->table_bytes);
- printf_debug("LinuxBIOS header(%d) checksum: %04x table(%d) checksum: %04x entries: %d\n",
+ printf_debug("Coreboot header(%d) checksum: %04x table(%d) checksum: %04x entries: %d\n",
lb_table->header_bytes, lb_table->header_checksum,
lb_table->table_bytes, lb_table->table_checksum,
lb_table->table_entries);
search_lb_records(rec, last, addr + lb_table->header_bytes);
} else {
- printf("No LinuxBIOS table found.\n");
+ printf("No coreboot table found.\n");
return -1;
}
diff --git a/linuxbios_tables.h b/linuxbios_tables.h
index 08fbff245..c4c2d4d17 100644
--- a/linuxbios_tables.h
+++ b/linuxbios_tables.h
@@ -1,9 +1,9 @@
-#ifndef LINUXBIOS_TABLES_H
-#define LINUXBIOS_TABLES_H
+#ifndef COREBOOT_TABLES_H
+#define COREBOOT_TABLES_H
#include <stdint.h>
-/* The linuxbios table information is for conveying information
+/* The coreboot table information is for conveying information
* from the firmware to the loaded OS image. Primarily this
* is expected to be information that cannot be discovered by
* other means, such as quering the hardware directly.
@@ -31,12 +31,12 @@
* table entries and be backwards compatible, but it is not required.
*/
-/* Since LinuxBIOS is usually compiled 32bit, gcc will align 64bit
- * types to 32bit boundaries. If the LinuxBIOS table is dumped on a
+/* Since coreboot is usually compiled 32bit, gcc will align 64bit
+ * types to 32bit boundaries. If the coreboot table is dumped on a
* 64bit system, a uint64_t would be aligned to 64bit boundaries,
* breaking the table format.
*
- * lb_uint64 will keep 64bit LinuxBIOS table values aligned to 32bit
+ * lb_uint64 will keep 64bit coreboot table values aligned to 32bit
* to ensure compatibility. They can be accessed with the two functions
* below: unpack_lb64() and pack_lb64()
*
@@ -207,4 +207,4 @@ struct cmos_checksum {
#define CHECKSUM_PCBIOS 1
};
-#endif /* LINUXBIOS_TABLES_H */
+#endif /* COREBOOT_TABLES_H */
diff --git a/m29f400bt.c b/m29f400bt.c
index 7d8539f5c..bc7044999 100644
--- a/m29f400bt.c
+++ b/m29f400bt.c
@@ -174,7 +174,7 @@ int write_m29f400bt(struct flashchip *flash, uint8_t *buf)
return 0;
}
-int write_linuxbios_m29f400bt(struct flashchip *flash, uint8_t *buf)
+int write_coreboot_m29f400bt(struct flashchip *flash, uint8_t *buf)
{
volatile uint8_t *bios = flash->virtual_memory;