summaryrefslogtreecommitdiffstats
path: root/dediprog.c
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2022-05-24 14:30:12 +0200
committerNico Huber <nico.h@gmx.de>2022-06-22 13:42:15 +0000
commit418916428f38e86368c980cc7efdf5c9c615f7cd (patch)
tree4d6a3729a4403c9203a76b5d74c517a82f971a19 /dediprog.c
parentdad68dd9eb8455f4bbdc36b4152aa4d737dcf5d7 (diff)
downloadflashrom-418916428f38e86368c980cc7efdf5c9c615f7cd.tar.gz
flashrom-418916428f38e86368c980cc7efdf5c9c615f7cd.tar.bz2
flashrom-418916428f38e86368c980cc7efdf5c9c615f7cd.zip
flashchips: Rename FEATURE_4BA_EXT_ADDR -> _EAR_C5C8
There are two competing sets of instructions to access the extended address register of 4BA SPI chips. Some chips even support both sets. To prepare for other instructions than the default 0xc5/0xc8, rename the original feature flag. Signed-off-by: Nico Huber <nico.h@gmx.de> Change-Id: Iacb7b68a9e3444fe28873ff0fe5e3fab16643c8c Ticket: https://ticket.coreboot.org/issues/357 Reviewed-on: https://review.coreboot.org/c/flashrom/+/64635 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Thomas Heijligen <src@posteo.de>
Diffstat (limited to 'dediprog.c')
-rw-r--r--dediprog.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/dediprog.c b/dediprog.c
index 3bd61a08c..7a7ae3b76 100644
--- a/dediprog.c
+++ b/dediprog.c
@@ -416,7 +416,7 @@ static int prepare_rw_cmd(
}
}
} else {
- if (flash->chip->feature_bits & FEATURE_4BA_EXT_ADDR) {
+ if (flash->chip->feature_bits & FEATURE_4BA_EAR_C5C8) {
if (spi_set_extended_address(flash, start >> 24))
return 1;
} else if (start >> 24) {