summaryrefslogtreecommitdiffstats
path: root/flash.h
diff options
context:
space:
mode:
authorEdward O'Callaghan <quasisec@google.com>2020-09-17 13:32:00 +1000
committerEdward O'Callaghan <quasisec@chromium.org>2020-09-22 13:06:10 +0000
commitcb9f3cd0a70df166ada25bad7f18cc8ea80bac49 (patch)
treece0a89da652efbf284e1523c783dc7c62b5cccd2 /flash.h
parent702c58a3218ee2c953b053d06c29ee623d16cd01 (diff)
downloadflashrom-cb9f3cd0a70df166ada25bad7f18cc8ea80bac49.tar.gz
flashrom-cb9f3cd0a70df166ada25bad7f18cc8ea80bac49.tar.bz2
flashrom-cb9f3cd0a70df166ada25bad7f18cc8ea80bac49.zip
dummyflasher.c: Upstream ChromiumOS 'freq' param feature
This allows the dummyflasher to emulate a bus/chip frequency by passing a delay parameter. BUG=b:140394053 BRANCH=none TEST=builds and ran with freq passed, ``` └──╼ dd if=/dev/urandom of=/tmp/bar bs=2K count=1 1+0 records in 1+0 records out 2048 bytes (2.0 kB, 2.0 KiB) copied, 0.000583308 s, 3.5 MB/s └──╼ ./flashrom -p dummy:image=/tmp/foo,bus=spi,freq=100Hz,size=2048,emulate=VARIABLE_SIZE -w /tmp/bar flashrom v1.2-105-g702c58a-dirty on Linux 5.7.10-1rodete2-amd64 (x86_64) flashrom is free software, get the source code at https://flashrom.org Using clock_gettime for delay loops (clk_id: 1, resolution: 1ns). Found Generic flash chip "Variable Size SPI chip" (2 kB, SPI) on dummy. Reading old flash chip contents... done. Erasing and writing flash chip... Erase/write done. Verifying flash... VERIFIED. ``` Change-Id: I1c2702b9e0cae860f5f03114e307707d4d3219af Signed-off-by: Edward O'Callaghan <quasisec@google.com> Reviewed-on: https://review.coreboot.org/c/flashrom/+/45461 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Sam McNally <sammc@google.com>
Diffstat (limited to 'flash.h')
0 files changed, 0 insertions, 0 deletions