summaryrefslogtreecommitdiffstats
path: root/flashchips.c
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2022-05-24 15:33:26 +0200
committerNico Huber <nico.h@gmx.de>2022-06-23 14:43:10 +0000
commit970f9481ae23fb11114aaf2f5b103bd0e6e8c5d9 (patch)
tree96cc6f468d10c22768e1f999428b72c7bef4843a /flashchips.c
parent62b020ac5f9445135674253d4cb639cfe7002049 (diff)
downloadflashrom-970f9481ae23fb11114aaf2f5b103bd0e6e8c5d9.tar.gz
flashrom-970f9481ae23fb11114aaf2f5b103bd0e6e8c5d9.tar.bz2
flashrom-970f9481ae23fb11114aaf2f5b103bd0e6e8c5d9.zip
flashchips: Add missing block eraser for S25FL512S
Now that we can make use of the extended-address register, we can also advertise the `d8` eraser that can take 3- or 4-byte addresses. Signed-off-by: Nico Huber <nico.h@gmx.de> Ticket: https://ticket.coreboot.org/issues/357 Change-Id: I8708294d42f5da80c0ca07ccdae627f13fd5c645 Reviewed-on: https://review.coreboot.org/c/flashrom/+/64637 Reviewed-by: Edward O'Callaghan <quasisec@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Thomas Heijligen <src@posteo.de>
Diffstat (limited to 'flashchips.c')
-rw-r--r--flashchips.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/flashchips.c b/flashchips.c
index eee1ed980..d93f8d849 100644
--- a/flashchips.c
+++ b/flashchips.c
@@ -16854,6 +16854,9 @@ const struct flashchip flashchips[] = {
.eraseblocks = { { 256 * 1024, 256} },
.block_erase = spi_block_erase_dc,
}, {
+ .eraseblocks = { { 256 * 1024, 256} },
+ .block_erase = spi_block_erase_d8,
+ }, {
.eraseblocks = { { 65536 * 1024, 1} },
.block_erase = spi_block_erase_60,
}, {