summaryrefslogtreecommitdiffstats
path: root/flashrom.8.tmpl
diff options
context:
space:
mode:
authorMartin Roth <gaumless@gmail.com>2022-03-15 10:55:25 -0600
committerAnastasia Klimchuk <aklm@chromium.org>2022-05-03 05:23:23 +0000
commit0f388acaba981c6c3ebee10528d88e42195f805f (patch)
tree2a951abb04a839e94f5c6640b2b63ea52c6b27cc /flashrom.8.tmpl
parent005aa915a0c687e8d73a3ed5b52735e8d3faf80a (diff)
downloadflashrom-0f388acaba981c6c3ebee10528d88e42195f805f.tar.gz
flashrom-0f388acaba981c6c3ebee10528d88e42195f805f.tar.bz2
flashrom-0f388acaba981c6c3ebee10528d88e42195f805f.zip
Global cleanup: Fix a few spelling errors
Just a trivial patch to fix a few errors found by codespell. Here's the command I used: codespell -S subprojects,out \ -L fwe,dout,tast,crate,parms,claus,nt,nd,te,truns,trun Signed-off-by: Martin Roth <gaumless@gmail.com> Change-Id: I4e3b277f220fa70dcab21912c30f1d26d9bd8749 Reviewed-on: https://review.coreboot.org/c/flashrom/+/62840 Reviewed-by: Felix Singer <felixsinger@posteo.net> Reviewed-by: Anastasia Klimchuk <aklm@chromium.org> Reviewed-by: Elyes Haouas <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'flashrom.8.tmpl')
-rw-r--r--flashrom.8.tmpl4
1 files changed, 2 insertions, 2 deletions
diff --git a/flashrom.8.tmpl b/flashrom.8.tmpl
index 23b6f71c0..563ba1de8 100644
--- a/flashrom.8.tmpl
+++ b/flashrom.8.tmpl
@@ -501,7 +501,7 @@ contents (using
and store it to a medium outside of your computer, like
a USB drive or a network share. If you needed to run the board enable code
already for probing, use it for reading too.
-If reading succeeds and the contens of the read file look legit you can try to write the new image.
+If reading succeeds and the contents of the read file look legit you can try to write the new image.
You should enable the board enable code in any case now, as it
has been written because it is known that writing/erasing without the board
enable is going to fail. In any case (success or failure), please report to
@@ -927,7 +927,7 @@ correspondingly. Example:
.sp
The parameter
.B gpiolX=[HLC]
-allows use of the GPIOL pins either as generic gpios with a fixed value during flashing or as addtional CS#
+allows use of the GPIOL pins either as generic gpios with a fixed value during flashing or as additional CS#
signal, where
.B X
can be a number between 0 and 3, denoting GPIOL0-GPIOL3 correspondingly. The parameter may be specified