summaryrefslogtreecommitdiffstats
path: root/flashrom.8.tmpl
diff options
context:
space:
mode:
authorMarc Schink <dev@zapb.de>2020-08-23 16:19:44 +0200
committerNico Huber <nico.h@gmx.de>2022-04-30 10:53:56 +0000
commit393e19bd2e4004645b1e2137b51c950b74da05c4 (patch)
tree81e4d983dc01073e7e6bd1bd75c7661ddaafb3ba /flashrom.8.tmpl
parent9f44e1494d5a1ca2bd63aaf9d9617cd4c0d23c5a (diff)
downloadflashrom-393e19bd2e4004645b1e2137b51c950b74da05c4.tar.gz
flashrom-393e19bd2e4004645b1e2137b51c950b74da05c4.tar.bz2
flashrom-393e19bd2e4004645b1e2137b51c950b74da05c4.zip
jlink_spi: Add option to enable target power
Change-Id: I026c22ae1c22541d0024f164c827909ca4a34cf4 Signed-off-by: Marc Schink <dev@zapb.de> Reviewed-on: https://review.coreboot.org/c/flashrom/+/48380 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'flashrom.8.tmpl')
-rw-r--r--flashrom.8.tmpl3
1 files changed, 3 insertions, 0 deletions
diff --git a/flashrom.8.tmpl b/flashrom.8.tmpl
index db6d619f5..23b6f71c0 100644
--- a/flashrom.8.tmpl
+++ b/flashrom.8.tmpl
@@ -1422,6 +1422,9 @@ The SPI speed can be selected by using the
.sp
syntax where \fBfrequency\fP is the SPI clock frequency in kHz.
The maximum speed depends on the device in use.
+.sp
+The \fBpower=on\fP option can be used to activate the 5 V power supply (PWR_5V)
+of the J-Link during a flash operation.
.SS
.BR "stlinkv3_spi " programmer
.IP