summaryrefslogtreecommitdiffstats
path: root/flashrom.8.tmpl
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2022-05-28 17:28:05 +0200
committerNico Huber <nico.h@gmx.de>2022-06-20 16:51:42 +0000
commit3c8166e50b1f2eeba45662b29f7cc8823e198d8d (patch)
tree36eac127231f5ebed8effbde68e2b31d6f7e966e /flashrom.8.tmpl
parentfe47c15b999f45d67e637666bccb472c2adf7dd1 (diff)
downloadflashrom-3c8166e50b1f2eeba45662b29f7cc8823e198d8d.tar.gz
flashrom-3c8166e50b1f2eeba45662b29f7cc8823e198d8d.tar.bz2
flashrom-3c8166e50b1f2eeba45662b29f7cc8823e198d8d.zip
dummyflasher: Add emulation for S25FL128L
Used to test WRSR_EXT2/3 support. Signed-off-by: Nico Huber <nico.h@gmx.de> Change-Id: Ic3cbea87218c973331b9b83e809e7d438407bc13 Reviewed-on: https://review.coreboot.org/c/flashrom/+/64748 Reviewed-by: Thomas Heijligen <src@posteo.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'flashrom.8.tmpl')
-rw-r--r--flashrom.8.tmpl4
1 files changed, 3 insertions, 1 deletions
diff --git a/flashrom.8.tmpl b/flashrom.8.tmpl
index 3dac4b9b7..b3d44636b 100644
--- a/flashrom.8.tmpl
+++ b/flashrom.8.tmpl
@@ -735,6 +735,8 @@ vendor):
.sp
.RB "* Winbond " W25Q128FV " SPI flash chip (16384 kB, RDID)"
.sp
+.RB "* Spansion " S25FL128L " SPI flash chip (16384 kB, RDID)"
+.sp
.RB "* Dummy vendor " VARIABLE_SIZE " SPI flash chip (configurable size, page write)"
.sp
Example:
@@ -828,7 +830,7 @@ registers content.
.TP
.B Write protection
.sp
-Chips with emulated WP: W25Q128FV.
+Chips with emulated WP: W25Q128FV, S25FL128L.
.sp
You can simulate state of hardware protection pin (WP) with the
.sp