summaryrefslogtreecommitdiffstats
path: root/it87spi.c
diff options
context:
space:
mode:
authorEdward O'Callaghan <quasisec@google.com>2022-06-24 16:48:09 +1000
committerEdward O'Callaghan <quasisec@chromium.org>2022-07-04 01:44:16 +0000
commit1cea47eac2f1225a42467a91b239ea09fe3dd3e7 (patch)
treecc807b8369cbc091d8764db852c540e06332fa1d /it87spi.c
parent1bb5ddde6048b9819d18082f71640c007c911f2a (diff)
downloadflashrom-1cea47eac2f1225a42467a91b239ea09fe3dd3e7.tar.gz
flashrom-1cea47eac2f1225a42467a91b239ea09fe3dd3e7.tar.bz2
flashrom-1cea47eac2f1225a42467a91b239ea09fe3dd3e7.zip
it85spi: EOL support
This code was originally introduced by ITE for now exceedingly old Chromebooks. The code has had very little attention to maintain it, unlikely tested for a long time and now seems to be just a technical burden to the flashrom project. If someone is later interested it could be resurrected for reference from git history. However, it needs quite a bit of work to bring it back into maintainable order. BUG=b:156143896,b:170689483 TEST=tree builds under meson+make and unit tests pass. Change-Id: I5e8cafd73db837941c518f0e2d72d8192274fd79 Signed-off-by: Edward O'Callaghan <quasisec@google.com> Reviewed-on: https://review.coreboot.org/c/flashrom/+/65378 Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-by: Anastasia Klimchuk <aklm@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'it87spi.c')
-rw-r--r--it87spi.c12
1 files changed, 0 insertions, 12 deletions
diff --git a/it87spi.c b/it87spi.c
index 9881daa23..be414163d 100644
--- a/it87spi.c
+++ b/it87spi.c
@@ -449,18 +449,6 @@ int init_superio_ite(void)
continue;
switch (superios[i].model) {
- case 0x8500:
- case 0x8502:
- case 0x8510:
- case 0x8511:
- case 0x8512:
- /* FIXME: This should be enabled, but we need a check
- * for laptop whitelisting due to the amount of things
- * which can go wrong if the EC firmware does not
- * implement the interface we want.
- */
- //it85xx_spi_init(superios[i]);
- break;
case 0x8705:
ret |= it8705f_write_enable(superios[i].port);
break;