summaryrefslogtreecommitdiffstats
path: root/ni845x_spi.c
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-04-07 19:55:32 +0000
committerAnastasia Klimchuk <aklm@chromium.org>2022-05-03 05:12:15 +0000
commit005aa915a0c687e8d73a3ed5b52735e8d3faf80a (patch)
treed9810cc7b052f24f3450e158948254c3276955de /ni845x_spi.c
parentd3bd399f673aeac07873d0117ec17fd8cc1e497b (diff)
downloadflashrom-005aa915a0c687e8d73a3ed5b52735e8d3faf80a.tar.gz
flashrom-005aa915a0c687e8d73a3ed5b52735e8d3faf80a.tar.bz2
flashrom-005aa915a0c687e8d73a3ed5b52735e8d3faf80a.zip
ichspi: Introduce HSFC CYCLE READ/WRITE/ERASE macros
This patch introduces useful macros (read/write/erase) and uses these macros throughout the SPI operations. Additionally, implicitly using the HSFC_CYCLE_READ macro for the SPI read operation. BUG=b:223630977 TEST=Able to perform read/write/erase operation on PCH 600 series chipset (board name: Brya). Additionally, no difference in flashrom binary seen while comparing flashrom binary generated with CB:62888 and between CB:62888 to CB:62868 below: flashrom$ cmp flashrom flashrom_old <<none>> Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: I3ea74b668e5f8d8e4b3da2a8ad8b81f1813e1e80 Reviewed-on: https://review.coreboot.org/c/flashrom/+/62868 Reviewed-by: Anastasia Klimchuk <aklm@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'ni845x_spi.c')
0 files changed, 0 insertions, 0 deletions