summaryrefslogtreecommitdiffstats
path: root/spi25.c
diff options
context:
space:
mode:
authorNico Huber <nico.huber@secunet.com>2019-03-21 15:42:54 +0100
committerDavid Hendricks <david.hendricks@gmail.com>2019-06-04 13:54:54 +0000
commit7eb38aa7dbd45cbc040ac513ed4375995246aa93 (patch)
tree0b96573c7ec755ca09aa8799501e307284f337e6 /spi25.c
parent17890b37f362e551e886506f39e7bf7181419457 (diff)
downloadflashrom-7eb38aa7dbd45cbc040ac513ed4375995246aa93.tar.gz
flashrom-7eb38aa7dbd45cbc040ac513ed4375995246aa93.tar.bz2
flashrom-7eb38aa7dbd45cbc040ac513ed4375995246aa93.zip
dediprog: Implement 4BA EAR mode for protocol v1
With an SF100 and protocol version 1, using the extended address register of the flash chip seems safe. Make use of that and remove the broken 4BA modes flag. Tested with SF100 V:5.1.9 and W25Q256FV. Change-Id: If926cf3cbbebf88231116c4d65bafc19d23646f6 Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: https://review.coreboot.org/c/flashrom/+/32016 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: David Hendricks <david.hendricks@gmail.com>
Diffstat (limited to 'spi25.c')
-rw-r--r--spi25.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/spi25.c b/spi25.c
index 8b6c46264..fd87dc9a5 100644
--- a/spi25.c
+++ b/spi25.c
@@ -363,7 +363,7 @@ static int spi_write_extended_address_register(struct flashctx *const flash, con
return result;
}
-static int spi_set_extended_address(struct flashctx *const flash, const uint8_t addr_high)
+int spi_set_extended_address(struct flashctx *const flash, const uint8_t addr_high)
{
if (flash->address_high_byte != addr_high &&
spi_write_extended_address_register(flash, addr_high))