summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorKuppuswamy Sathyanarayanan <sathyanarayanan.kuppuswamy@linux.intel.com>2019-02-19 11:06:10 -0800
committerJoerg Roedel <jroedel@suse.de>2019-02-26 11:08:07 +0100
commit61363c1474b146114fb4c5e5af2908c8afcf1c5e (patch)
treeb7e76c9f937ae6909ab9f3dbec118e5a79fdebc4
parent8c938ddc6df3bbe72809db1be6c9f3af83f5d7a9 (diff)
downloadlinux-stable-61363c1474b146114fb4c5e5af2908c8afcf1c5e.tar.gz
linux-stable-61363c1474b146114fb4c5e5af2908c8afcf1c5e.tar.bz2
linux-stable-61363c1474b146114fb4c5e5af2908c8afcf1c5e.zip
iommu/vt-d: Enable ATS only if the device uses page aligned address.
As per Intel vt-d specification, Rev 3.0 (section 7.5.1.1, title "Page Request Descriptor"), Intel IOMMU page request descriptor only uses bits[63:12] of the page address. Hence Intel IOMMU driver would only permit devices that advertise they would only send Page Aligned Requests to participate in ATS service. Cc: Ashok Raj <ashok.raj@intel.com> Cc: Jacob Pan <jacob.jun.pan@linux.intel.com> Cc: Keith Busch <keith.busch@intel.com> Suggested-by: Ashok Raj <ashok.raj@intel.com> Signed-off-by: Kuppuswamy Sathyanarayanan <sathyanarayanan.kuppuswamy@linux.intel.com> Signed-off-by: Joerg Roedel <jroedel@suse.de>
-rw-r--r--drivers/iommu/intel-iommu.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/iommu/intel-iommu.c b/drivers/iommu/intel-iommu.c
index a341927d9536..00f46021d690 100644
--- a/drivers/iommu/intel-iommu.c
+++ b/drivers/iommu/intel-iommu.c
@@ -1408,6 +1408,7 @@ static void iommu_enable_dev_iotlb(struct device_domain_info *info)
info->pri_enabled = 1;
#endif
if (!pdev->untrusted && info->ats_supported &&
+ pci_ats_page_aligned(pdev) &&
!pci_enable_ats(pdev, VTD_PAGE_SHIFT)) {
info->ats_enabled = 1;
domain_update_iotlb(info->domain);