diff options
author | Chris Zhong <zyw@rock-chips.com> | 2017-03-22 09:54:49 +0800 |
---|---|---|
committer | Sean Paul <seanpaul@chromium.org> | 2017-03-24 14:48:58 -0400 |
commit | d3dffdc260d79026f385d6b52d2ec7b6cda559fc (patch) | |
tree | 29d818c8dd23d1d7a6ffbf6af7a82e15255dc75b /Documentation | |
parent | 25f0b120727e0f191f6a4f6b4476a2191c22497a (diff) | |
download | linux-stable-d3dffdc260d79026f385d6b52d2ec7b6cda559fc.tar.gz linux-stable-d3dffdc260d79026f385d6b52d2ec7b6cda559fc.tar.bz2 linux-stable-d3dffdc260d79026f385d6b52d2ec7b6cda559fc.zip |
dt-bindings: add the grf clock for dw-mipi-dsi
For RK3399, the grf clock should be controlled by dw-mipi-dsi driver,
add the description for this clock.
Acked-by: Rob Herring <robh@kernel.org
Signed-off-by: Chris Zhong <zyw@rock-chips.com>
Reviewed-by: Sean Paul <seanpaul@chromium.org>
Signed-off-by: Sean Paul <seanpaul@chromium.org>
Link: http://patchwork.freedesktop.org/patch/msgid/1490147691-4489-3-git-send-email-zyw@rock-chips.com
Diffstat (limited to 'Documentation')
-rw-r--r-- | Documentation/devicetree/bindings/display/rockchip/dw_mipi_dsi_rockchip.txt | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/Documentation/devicetree/bindings/display/rockchip/dw_mipi_dsi_rockchip.txt b/Documentation/devicetree/bindings/display/rockchip/dw_mipi_dsi_rockchip.txt index 188f6f7403e6..1d722f5055ab 100644 --- a/Documentation/devicetree/bindings/display/rockchip/dw_mipi_dsi_rockchip.txt +++ b/Documentation/devicetree/bindings/display/rockchip/dw_mipi_dsi_rockchip.txt @@ -10,7 +10,7 @@ Required properties: - interrupts: Represent the controller's interrupt to the CPU(s). - clocks, clock-names: Phandles to the controller's pll reference clock(ref) and APB clock(pclk). For RK3399, a phy config clock - (phy_cfg) is additional required. As described in [1]. + (phy_cfg) and a grf clock(grf) are required. As described in [1]. - rockchip,grf: this soc should set GRF regs to mux vopl/vopb. - ports: contain a port node with endpoint definitions as defined in [2]. For vopb,set the reg = <0> and set the reg = <1> for vopl. |