diff options
author | Imre Deak <imre.deak@intel.com> | 2016-10-13 14:34:06 +0300 |
---|---|---|
committer | Greg Kroah-Hartman <gregkh@linuxfoundation.org> | 2016-11-18 10:51:53 +0100 |
commit | 8ef009e09c130c2a872cda261ced7147d3dca966 (patch) | |
tree | b3d5bb2f993468e45fb40a5b822a3ed6df15a5c6 /arch/arm/mach-s3c2400 | |
parent | 88a45e5d2c0d4bc2a79d33af411068992d07d564 (diff) | |
download | linux-stable-8ef009e09c130c2a872cda261ced7147d3dca966.tar.gz linux-stable-8ef009e09c130c2a872cda261ced7147d3dca966.tar.bz2 linux-stable-8ef009e09c130c2a872cda261ced7147d3dca966.zip |
drm/i915: Fix mismatched INIT power domain disabling during suspend
commit fd58753ead86ee289ea89fe26e1842f36e54b36c upstream.
Currently the display INIT power domain disabling/enabling happens in a
mismatched way in the suspend/resume_early hooks respectively. This can
leave display power wells incorrectly disabled in the resume hook if the
suspend sequence is aborted for some reason resulting in the
suspend/resume hooks getting called but the suspend_late/resume_early
hooks being skipped. In particular this change fixes "Unclaimed read
from register 0x1e1204" on BYT/BSW triggered from i915_drm_resume()->
intel_pps_unlock_regs_wa() when suspending with /sys/power/pm_test set
to devices.
Fixes: 85e90679335f ("drm/i915: disable power wells on suspend")
Cc: Ville Syrjälä <ville.syrjala@linux.intel.com>
Cc: David Weinehall <david.weinehall@intel.com>
Signed-off-by: Imre Deak <imre.deak@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/1476358446-11621-1-git-send-email-imre.deak@intel.com
(cherry picked from commit 4c494a5769cd0de92638b25960ba0158c36088a6)
Signed-off-by: Jani Nikula <jani.nikula@intel.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'arch/arm/mach-s3c2400')
0 files changed, 0 insertions, 0 deletions