summaryrefslogtreecommitdiffstats
path: root/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
diff options
context:
space:
mode:
authorVictor Gu <xigu@marvell.com>2018-06-26 10:17:01 +0200
committerGregory CLEMENT <gregory.clement@bootlin.com>2018-06-29 16:39:03 +0200
commit4436a3711e3249840e0679e92d3c951bcaf25515 (patch)
treebe7bf7cade7b04a923d183be1520e1faa57b49d5 /arch/arm64/boot/dts/marvell/armada-37xx.dtsi
parentd970737fa305a39900c2fc90d421d34d38345b45 (diff)
downloadlinux-stable-4436a3711e3249840e0679e92d3c951bcaf25515.tar.gz
linux-stable-4436a3711e3249840e0679e92d3c951bcaf25515.tar.bz2
linux-stable-4436a3711e3249840e0679e92d3c951bcaf25515.zip
arm64: dts: marvell: armada-37xx: reserve memory for ATF
The PSCI area should be reserved in Linux for PSCI operations such as suspend/resume. Reserve 2MiB of memory which matches the area used by ATF (BL1, BL2, BL3x, see [1] in ATF source code). This covers all PSCI code and data area and is 2MiB aligned, which is required by Linux for huge pages handling. Please note that this is a default setup allowing to perform PSCI operations with legacy bootloaders. Recent bootloaders should update the region size/position accordingly. [1] plat/marvell/a3700/common/include/platform_def.h Signed-off-by: Victor Gu <xigu@marvell.com> [miquel.raynal@bootlin.com: reword of commit message, comment in the DTSI] Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com> Acked-by: Thomas Petazzoni <thomas.petazzoni@bootlin.com> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
Diffstat (limited to 'arch/arm64/boot/dts/marvell/armada-37xx.dtsi')
-rw-r--r--arch/arm64/boot/dts/marvell/armada-37xx.dtsi15
1 files changed, 15 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
index 15eb9e5e4370..fc5623ac14b1 100644
--- a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
@@ -22,6 +22,21 @@
serial1 = &uart1;
};
+ reserved-memory {
+ #address-cells = <2>;
+ #size-cells = <2>;
+ ranges;
+
+ /*
+ * The PSCI firmware region depicted below is the default one
+ * and should be updated by the bootloader.
+ */
+ psci-area@4000000 {
+ reg = <0 0x4000000 0 0x200000>;
+ no-map;
+ };
+ };
+
cpus {
#address-cells = <1>;
#size-cells = <0>;