summaryrefslogtreecommitdiffstats
path: root/drivers/net/ethernet/chelsio/cxgb4/cxgb4.h
diff options
context:
space:
mode:
authorIcenowy Zheng <icenowy@aosc.io>2019-06-20 15:47:44 +0200
committerDavid S. Miller <davem@davemloft.net>2019-06-24 13:25:11 -0700
commit0fec7e72ae1391bb2d7527efb54fe6ae88acabce (patch)
tree130fe39d9aeae4fa2a2d7b70b18ac782faedd91d /drivers/net/ethernet/chelsio/cxgb4/cxgb4.h
parentadadd38c5322008e8ea8c6333bfbef5ce944d181 (diff)
downloadlinux-stable-0fec7e72ae1391bb2d7527efb54fe6ae88acabce.tar.gz
linux-stable-0fec7e72ae1391bb2d7527efb54fe6ae88acabce.tar.bz2
linux-stable-0fec7e72ae1391bb2d7527efb54fe6ae88acabce.zip
net: stmmac: sun8i: force select external PHY when no internal one
The PHY selection bit also exists on SoCs without an internal PHY; if it's set to 1 (internal PHY, default value) then the MAC will not make use of any PHY on such SoCs. This problem appears when adapting for H6, which has no real internal PHY (the "internal PHY" on H6 is not on-die, but on a co-packaged AC200 chip, connected via RMII interface at GPIO bank A). Force the PHY selection bit to 0 when the SOC doesn't have an internal PHY, to address the problem of a wrong default value. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Ondrej Jirman <megous@megous.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/ethernet/chelsio/cxgb4/cxgb4.h')
0 files changed, 0 insertions, 0 deletions