summaryrefslogtreecommitdiffstats
path: root/include/video
diff options
context:
space:
mode:
authorJingoo Han <jg1.han@samsung.com>2012-09-25 16:55:18 +0900
committerJingoo Han <jg1.han@samsung.com>2012-11-26 13:35:35 +0900
commit60eb8d83f0f70ddf023eb781d7eafffe54f9c5c5 (patch)
treebbebc751f0b20701dc932a586ec900a1b279360a /include/video
parent99a2c61e639063803348c71c760c2fc272e83ec6 (diff)
downloadlinux-stable-60eb8d83f0f70ddf023eb781d7eafffe54f9c5c5.tar.gz
linux-stable-60eb8d83f0f70ddf023eb781d7eafffe54f9c5c5.tar.bz2
linux-stable-60eb8d83f0f70ddf023eb781d7eafffe54f9c5c5.zip
video: s3c-fb: move the bit definitions for VIDINTCON0 register
The bit definitions for VIDINTCON0 registers are moved to right place. Signed-off-by: Jingoo Han <jg1.han@samsung.com>
Diffstat (limited to 'include/video')
-rw-r--r--include/video/samsung_fimd.h10
1 files changed, 4 insertions, 6 deletions
diff --git a/include/video/samsung_fimd.h b/include/video/samsung_fimd.h
index c398728cacfb..7c9a9bcbcbbc 100644
--- a/include/video/samsung_fimd.h
+++ b/include/video/samsung_fimd.h
@@ -308,6 +308,7 @@
/* Interrupt controls and status */
+#define VIDINTCON0 (0x130)
#define VIDINTCON0_FIFOINTERVAL_MASK (0x3f << 20)
#define VIDINTCON0_FIFOINTERVAL_SHIFT (20)
#define VIDINTCON0_FIFOINTERVAL_LIMIT (0x3f)
@@ -336,6 +337,9 @@
#define VIDINTCON0_FIFIOSEL_SHIFT (5)
#define VIDINTCON0_FIFIOSEL_WINDOW0 (0x1 << 5)
#define VIDINTCON0_FIFIOSEL_WINDOW1 (0x2 << 5)
+#define VIDINTCON0_FIFIOSEL_WINDOW2 (0x10 << 5)
+#define VIDINTCON0_FIFIOSEL_WINDOW3 (0x20 << 5)
+#define VIDINTCON0_FIFIOSEL_WINDOW4 (0x40 << 5)
#define VIDINTCON0_FIFOLEVEL_MASK (0x7 << 2)
#define VIDINTCON0_FIFOLEVEL_SHIFT (2)
@@ -411,12 +415,6 @@
#define S3C_FB_MAX_WIN (5) /* number of hardware windows available. */
#define VIDCON1_FSTATUS_EVEN (1 << 15)
-#define VIDINTCON0 (0x130)
-
-#define VIDINTCON0_FIFIOSEL_WINDOW2 (0x10 << 5)
-#define VIDINTCON0_FIFIOSEL_WINDOW3 (0x20 << 5)
-#define VIDINTCON0_FIFIOSEL_WINDOW4 (0x40 << 5)
-
#define DITHMODE (0x170)
#define WINxMAP(_win) (0x180 + ((_win) * 4))