summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* clk: renesas: rzg2l: Make use of CLK_MON registers optionalPhil Edworthy2022-05-054-1/+16
* clk: renesas: rzg2l: Set HIWORD mask for all mux and dividersPhil Edworthy2022-05-053-31/+19
* clk: renesas: rzg2l: Add read only versions of the clk macrosPhil Edworthy2022-05-053-6/+12
* clk: renesas: rzg2l: Move the DEF_MUX array size calc into the macroPhil Edworthy2022-05-053-22/+19
* dt-bindings: clock: renesas,rzg2l: Document RZ/V2M SoCPhil Edworthy2022-05-051-5/+8
* Merge tag 'renesas-r9a09g011-dt-binding-defs-tag' into renesas-clk-for-v5.19Geert Uytterhoeven2022-05-051-0/+352
|\
| * dt-bindings: clock: Add r9a09g011 CPG Clock DefinitionsPhil Edworthy2022-05-051-0/+352
* | clk: renesas: r9a07g044: Fix OSTM1 module clock nameGeert Uytterhoeven2022-05-051-1/+1
* | clk: renesas: r9a07g043: Add clock and reset entries for ADCBiju Das2022-05-051-0/+6
* | clk: renesas: r9a07g043: Add TSU clock and reset entryBiju Das2022-05-051-0/+6
* | clk: renesas: r9a07g043: Add RSPI clock and reset entriesBiju Das2022-05-051-0/+9
* | clk: renesas: r9a07g043: Add clock and reset entries for SPI Multi I/O Bus Co...Biju Das2022-05-051-0/+18
* | clk: renesas: r9a07g044: Add DSI clock and reset entriesBiju Das2022-05-051-1/+16
* | clk: renesas: r9a07g044: Add LCDC clock and reset entriesBiju Das2022-05-051-1/+8
* | clk: renesas: r9a07g044: Add M4 Clock supportBiju Das2022-05-051-1/+18
* | clk: renesas: r9a07g044: Add M3 Clock supportBiju Das2022-05-051-1/+4
* | clk: renesas: r9a07g044: Add {M2, M2_DIV2} Clocks supportBiju Das2022-05-051-1/+4
* | clk: renesas: r9a07g044: Add M1 clock supportBiju Das2022-05-051-1/+10
* | clk: renesas: rzg2l: Add DSI divider clk supportBiju Das2022-05-052-0/+136
* | clk: renesas: rzg2l: Add PLL5_4 clk mux supportBiju Das2022-05-052-0/+103
* | clk: renesas: rzg2l: Add FOUTPOSTDIV clk supportBiju Das2022-05-052-0/+235
* | clk: renesas: cpg-mssr: Add support for R-Car V4HYoshihiro Shimoda2022-04-295-0/+231
* | Merge tag 'renesas-r8a779g0-dt-binding-defs-tag' into renesas-clk-for-v5.19Geert Uytterhoeven2022-04-292-0/+135
|\ \
| * | dt-bindings: clock: Add r8a779g0 CPG Core Clock DefinitionsYoshihiro Shimoda2022-04-251-0/+90
| * | dt-bindings: power: Add r8a779g0 SYSC power domain definitionsYoshihiro Shimoda2022-04-251-0/+45
| |/
* | clk: renesas: rcar-gen4: Add CLK_TYPE_GEN4_PLL4Yoshihiro Shimoda2022-04-294-16/+24
* | clk: renesas: r9a07g043: Add WDT clock and reset entriesBiju Das2022-04-281-0/+10
* | clk: renesas: r9a07g043: Add OSTM clock and reset entriesBiju Das2022-04-281-0/+9
* | clk: renesas: r9a07g043: Add clock and reset entries for CANFDBiju Das2022-04-281-0/+5
* | clk: renesas: r9a07g043: Add USB clocks/resetsBiju Das2022-04-281-0/+12
* | clk: renesas: r9a07g043: Add SSIF-2 clock and reset entriesBiju Das2022-04-281-0/+20
* | clk: renesas: r9a07g043: Add I2C clocks/resetsBiju Das2022-04-281-0/+12
* | clk: renesas: r9a06g032: Fix the RTC hclock descriptionMiquel Raynal2022-04-281-1/+1
* | dt-bindings: clock: renesas,cpg-mssr: Document r8a779g0Yoshihiro Shimoda2022-04-251-0/+1
* | clk: renesas: r8a779f0: Add UFS clockYoshihiro Shimoda2022-04-251-0/+1
* | clk: renesas: r9a07g043: Add SDHI clock and reset entriesBiju Das2022-04-131-0/+35
* | clk: renesas: r9a07g043: Add GbEthernet clock/resetBiju Das2022-04-131-0/+10
* | clk: renesas: r9a07g043: Add ethernet clock sourcesBiju Das2022-04-131-0/+13
* | clk: renesas: r9a07g043: Add GPIO clock and reset entriesBiju Das2022-04-131-0/+5
* | clk: renesas: Add support for RZ/G2UL SoCBiju Das2022-04-135-1/+171
* | Merge tag 'renesas-r9a07g043-dt-binding-defs-tag' into renesas-clk-for-v5.19Geert Uytterhoeven2022-04-131-0/+184
|\ \
| * | dt-bindings: clock: Add R9A07G043 CPG Clock and Reset DefinitionsBiju Das2022-04-131-0/+184
| |/
* | clk: renesas: Move RPC core clocksGeert Uytterhoeven2022-04-1312-57/+51
* | clk: renesas: rzg2l: Simplify multiplication/shift logicGeert Uytterhoeven2022-04-131-1/+1
* | clk: renesas: r8a77995: Add RPC clocksGeert Uytterhoeven2022-04-112-1/+13
* | clk: renesas: r8a77990: Add RPC clocksGeert Uytterhoeven2022-04-111-0/+9
* | dt-bindings: clock: renesas: Document RZ/G2UL SoCBiju Das2022-04-041-3/+4
* | clk: renesas: rzg2l: Remove unused notifiersPhil Edworthy2022-04-041-2/+0
|/
* Linux 5.18-rc1v5.18-rc1Linus Torvalds2022-04-031-2/+2
* Merge tag 'trace-v5.18-2' of git://git.kernel.org/pub/scm/linux/kernel/git/ro...Linus Torvalds2022-04-0315-167/+44
|\
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-04 14:53:43 +0000