summaryrefslogtreecommitdiffstats
path: root/arch/arm/mm/context.c
Commit message (Expand)AuthorAgeFilesLines
* ARM: 8465/1: mm: keep reserved ASIDs in sync with mm after multiple rolloversWill Deacon2015-12-021-12/+26
* ARM: 8299/1: mm: ensure local active ASID is marked as allocated on rolloverWill Deacon2015-02-031-15/+11
* ARM: 8203/1: mm: try to re-use old ASID assignments following a rolloverWill Deacon2014-11-211-24/+34
* ARM: 7926/1: mm: flesh out and fix the comments in the ASID allocatorWill Deacon2013-12-291-6/+10
* ARM: 7925/1: mm: keep track of last ASID allocation to improve bitmap searchingWill Deacon2013-12-291-1/+3
* ARM: 7924/1: mm: don't bother with reserved ttbr0 when running with LPAEWill Deacon2013-12-291-10/+11
* ARM: tlb: don't perform inner-shareable invalidation for local TLB opsWill Deacon2013-08-121-6/+1
* ARM: 7789/1: Do not run dummy_flush_tlb_a15_erratum() on non-Cortex-A15Fabio Estevam2013-07-261-1/+2
* Merge branch 'devel-stable' into for-nextRussell King2013-06-291-7/+2
|\
| * ARM: LPAE: use 64-bit accessors for TTBR registersCyril Chemparathy2013-05-301-7/+2
* | ARM: 7769/1: Cortex-A15: fix erratum 798181 implementationMarc Zyngier2013-06-241-1/+28
* | ARM: 7768/1: prevent risks of out-of-bound access in ASID allocatorMarc Zyngier2013-06-241-9/+8
* | ARM: 7767/1: let the ASID allocator handle suspended animationMarc Zyngier2013-06-241-0/+9
|/
* ARM: 7684/1: errata: Workaround for Cortex-A15 erratum 798181 (TLBI/DSB opera...Catalin Marinas2013-04-031-1/+2
* ARM: 7661/1: mm: perform explicit branch predictor maintenance when requiredWill Deacon2013-03-031-1/+3
* ARM: 7659/1: mm: make mm->context.id an atomic64_t variableWill Deacon2013-03-031-8/+13
* ARM: 7658/1: mm: fix race updating mm->context.id on ASID rolloverWill Deacon2013-03-031-3/+3
* ARM: 7649/1: mm: mm->context.id fix for big-endianBen Dooks2013-02-161-0/+3
* ARM: 7582/2: rename kvm_seq to vmalloc_seq so to avoid confusion with KVMNicolas Pitre2012-11-261-2/+2
* ARM: mm: use bitmap operations when allocating new ASIDsWill Deacon2012-11-051-19/+35
* ARM: mm: avoid taking ASID spinlock on fastpathWill Deacon2012-11-051-8/+15
* ARM: mm: remove IPI broadcasting on ASID rolloverWill Deacon2012-11-051-100/+86
* ARM: 7502/1: contextidr: avoid using bfi instruction during notifierWill Deacon2012-08-251-3/+4
* ARM: 7445/1: mm: update CONTEXTIDR register to contain PID of current processWill Deacon2012-07-091-0/+35
* ARM: Remove current_mm per-cpu variableCatalin Marinas2012-04-171-11/+1
* ARM: Remove __ARCH_WANT_INTERRUPTS_ON_CTXSW on ASID-capable CPUsCatalin Marinas2012-04-171-2/+2
* ARM: Use TTBR1 instead of reserved context IDWill Deacon2012-04-171-18/+27
* ARM: LPAE: Add context switching supportCatalin Marinas2011-12-081-2/+17
* locking, ARM: Annotate low level hw locks as rawThomas Gleixner2011-09-131-7/+7
* Revert "ARM: 6944/1: mm: allow ASID 0 to be allocated to tasks"Russell King2011-06-091-3/+3
* Revert "ARM: 6943/1: mm: use TTBR1 instead of reserved context ID"Russell King2011-06-091-6/+5
* ARM: 6944/1: mm: allow ASID 0 to be allocated to tasksWill Deacon2011-05-261-3/+3
* ARM: 6943/1: mm: use TTBR1 instead of reserved context IDWill Deacon2011-05-261-5/+6
* ARM: 5905/1: ARM: Global ASID allocation on SMPCatalin Marinas2010-02-151-14/+110
* ARM: Fix errata 411920 workaroundsRussell King2009-10-291-4/+1
* cpumask: use mm_cpumask() wrapper: armRusty Russell2009-09-241-1/+1
*-. Merge branches 'armv7', 'at91', 'misc' and 'omap' into develRussell King2007-05-091-3/+7
|\ \
| | * [ARM] Fix ASID version switchRussell King2007-05-081-3/+7
| |/
* / [ARM] armv7: add support for asid-tagged VIVT I-cacheCatalin Marinas2007-05-091-0/+7
|/
* [ARM] 4128/1: Architecture compliant TTBR changing sequenceCatalin Marinas2007-02-081-2/+10
* [ARM] Move mmu.c out of the wayRussell King2006-09-201-0/+45
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-18 21:43:00 +0000