summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/tlb-r4k.c
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Add support for FTLBsLeonid Yegoshin2014-01-221-7/+22
* MIPS: mm: Use the TLBINVF instruction to flush the VTLBLeonid Yegoshin2014-01-221-6/+12
* MIPS: mm: Move UNIQUE_ENTRYHI macro to a header fileMarkos Chandras2014-01-221-6/+1
* MIPS: Loongson: Get rid of Loongson 2 #ifdefery all over arch/mips.Ralf Baechle2013-10-291-16/+21
* MIPS: Optimize current_cpu_type() for better code.Ralf Baechle2013-09-171-0/+1
* MIPS: Delete __cpuinit/__CPUINIT usage from MIPS codePaul Gortmaker2013-07-141-2/+2
* Revert "MIPS: Allow ASID size to be determined at boot time."David Daney2013-05-161-1/+1
* Merge branch 'mti-next' of git://git.linux-mips.org/pub/scm/sjhill/linux-sjhi...Ralf Baechle2013-05-091-1/+1
|\
| * MIPS: Allow ASID size to be determined at boot time.Steven J. Hill2013-05-081-1/+1
* | MIPS: Export routines needed by the KVM module.Sanjay Lal2013-05-081-0/+2
|/
* MIPS: Whitespace cleanup.Ralf Baechle2013-02-011-1/+1
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2012-12-141-1/+21
|\
| * MIPS: Transparent Huge Pages supportRalf Baechle2012-12-121-0/+20
| * MIPS: Control huge tlb support via Kconfig symbol MIPS_HUGE_TLB_SUPPORTDavid Daney2012-12-121-1/+1
* | MIPS: Avoid mcheck by flushing page range in huge_ptep_set_access_flags()David Daney2012-12-041-14/+4
|/
* MIPS: hugetlbfs: Fix hazard between tlb write and pagemask restoration.Ralf Baechle2012-10-171-0/+1
* MIPS: Replace 'kernel_uses_smartmips_rixi' with 'cpu_has_rixi'.Steven J. Hill2012-09-131-1/+1
* Disintegrate asm/system.h for MIPSDavid Howells2012-03-281-1/+0
* Merge branch 'next/generic' into mips-for-linux-nextRalf Baechle2012-01-111-53/+14
|\
| * MIPS: Delete unused function add_temporary_entry.Ralf Baechle2012-01-111-47/+0
| * MIPS: Flush huge TLBHillf Danton2012-01-111-6/+14
* | MIPS: Fix Jazz 64-bit build error.Ralf Baechle2011-12-071-0/+1
|/
* MIPS: Remove __init from add_wired_entry()Manuel Lauss2011-10-241-2/+2
* update David Miller's old email addressJustin P. Mattock2011-04-061-1/+1
* MIPS: Implement Read Inhibit/eXecute InhibitDavid Daney2010-02-271-3/+16
* MIPS: Remove #if 0 r4k_update_mmu_cache_hwbugDavid Daney2010-02-271-34/+0
* MIPS: Remove probe_tlb().David Daney2010-02-271-31/+0
* MIPS: Remove useless zero initializations.Ralf Baechle2009-09-171-1/+1
* MIPS: Build fix - include <linux/smp.h> into all smp_processor_id() users.Ralf Baechle2009-06-241-0/+1
* MIPS: TLB support for hugetlbfs.David Daney2009-06-171-11/+32
* MIPS: 64-bit: Fix system lockup.Greg Ungerer2009-05-201-4/+2
* MIPS: Only write c0_framemask on CPUs which have this register.Ralf Baechle2009-01-111-1/+4
* [MIPS] All MIPS32 processors support64-bit physical addresses.Chris Dearman2008-04-281-1/+1
* [MIPS] Fix loads of section missmatchesRalf Baechle2008-03-121-4/+4
* [MIPS] Fix typo in commentThiemo Seufer2008-03-121-1/+1
* [MIPS] Fix "no space between function name and open parenthesis" warnings.Ralf Baechle2007-10-111-1/+1
* [MIPS] define Hit_Invalidate_I to Index_Invalidate_I for loongson2Fuxin Zhang2007-07-101-1/+22
* [MIPS] Delete duplicate call to load_irq_save.Ralf Baechle2007-01-191-1/+0
* [MIPS] Replace BARRIER with more appropriate hazard barrier.Ralf Baechle2006-09-271-13/+8
* Remove obsolete #include <linux/config.h>Jörn Engel2006-06-301-1/+0
* [MIPS] Remove prototype for non-existing function.Ralf Baechle2006-06-191-1/+0
* [MIPS] MT: Improved multithreading support.Ralf Baechle2006-04-191-17/+68
* [MIPS] Kill tlb-andes.c.Thiemo Seufer2006-03-211-0/+5
* Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1.Ralf Baechle2005-10-291-1/+1
* Fix race conditions for read_c0_entryhi. Remove broken ASID masks inThiemo Seufer2005-10-291-20/+29
* Update MIPS to use the 4-level pagetable code thereby getting rid ofRalf Baechle2005-10-291-1/+3
* Formatting fixes.Maciej W. Rozycki2005-10-291-9/+10
* Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds2005-04-161-0/+419
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-14 05:03:43 +0000