summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Probe the I6500 CPUPaul Burton2017-06-281-0/+2
* MIPS: Perform post-DMA cache flushes on systems with MAARsPaul Burton2017-06-281-5/+18
* MIPS: Add some instructions to uasm.David Daney2017-06-282-13/+66
* MIPS: Optimize uasm insn lookup.David Daney2017-06-283-209/+199
* mm: larger stack guard gap, between vmasHugh Dickins2017-06-191-1/+1
* MIPS: mm: fixed mappings: correct initialisationMarcin Nowakowski2017-06-081-3/+3
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2017-05-126-90/+144
|\
| * MIPS: Remove confusing else statement in __do_page_fault()Paul Burton2017-04-131-8/+8
| * MIPS: uasm: Remove needless ISA abstractionPaul Burton2017-04-121-78/+78
| * MIPS: Add 48-bit VA space (and 4-level page tables) for 4K pages.Alex Belits2017-04-103-3/+55
| * MIPS: uasm: Add support for LHU.David Daney2017-04-102-1/+3
* | Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2017-05-082-1/+2
|\ \ | |/ |/|
| * KVM: MIPS/Emulate: Adapt T&E CACHE emulation for OcteonJames Hogan2017-03-281-0/+1
| * MIPS: Separate MAAR V bit into VL and VH for XPAJames Hogan2017-03-281-1/+1
* | MIPS: c-r4k: Fix Loongson-3's vcache/scache waysize calculationHuacai Chen2017-03-211-0/+2
* | MIPS: Flush wrong invalid FTLB entry for huge pageHuacai Chen2017-03-211-4/+21
|/
* sched/headers: Prepare to remove the <linux/mm_types.h> dependency from <linu...Ingo Molnar2017-03-021-0/+1
* sched/headers: Prepare for new header dependencies before moving more code to...Ingo Molnar2017-03-021-0/+1
* sched/headers: Prepare for new header dependencies before moving code to <lin...Ingo Molnar2017-03-021-1/+1
* Merge tag 'for-next-dma_ops' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds2017-02-251-2/+2
|\
| * treewide: Constify most dma_map_ops structuresBart Van Assche2017-01-241-2/+2
* | mm: wire up GFP flag passing in dma_alloc_from_contiguousLucas Stach2017-02-241-2/+2
* | Merge tag 'mips_kvm_4.11_1' into mips-for-linux-nextJames Hogan2017-02-135-19/+49
|\ \
| * | MIPS: Export some tlbex internals for KVM to useJames Hogan2017-02-031-17/+16
| * | MIPS: Export pgd/pmd symbols for KVMJames Hogan2017-02-033-1/+7
| * | MIPS: Move pgd_alloc() out of headerJames Hogan2017-02-022-1/+26
| |/
* | MIPS: sc-mips: L2 cache is inclusive of L1 dcache for CM3Paul Burton2017-01-031-0/+1
* | MIPS: c-r4k: Treat physically indexed dcaches as not aliasingPaul Burton2017-01-031-0/+4
* | MIPS: c-r4k: Treat I6400 dcache as though physically indexedPaul Burton2017-01-031-1/+1
* | MIPS: Export {copy, clear}_page functions alongside their definitionsPaul Burton2017-01-032-0/+5
* | MIPS: Export invalid_pte_table alongside its definitionPaul Burton2017-01-031-0/+2
* | MIPS: tlbex: Clear ISA bit when writing to handle_tlb{l,m,s}Paul Burton2017-01-031-3/+3
* | MIPS: Add support for ARCH_MMAP_RND_{COMPAT_}BITSMatt Redfearn2017-01-031-5/+5
* | MIPS: IP22: Fix build error due to binutils 2.25 uselessnes.Ralf Baechle2017-01-031-1/+12
* | MIPS: IP22: Reformat inline assembler code to modern standards.Ralf Baechle2017-01-031-20/+23
|/
* Replace <asm/uaccess.h> with <linux/uaccess.h> globallyLinus Torvalds2016-12-242-2/+2
* arch/mips: add option to skip DMA sync as a part of map and unmapAlexander Duyck2016-12-141-3/+5
* MIPS: mm: Fix output of __do_page_faultMatt Redfearn2016-11-251-4/+5
* MIPS: Mask out limit field when calculating wired entry countPaul Burton2016-11-242-5/+5
* Merge branch 'gup_flag-cleanups'Linus Torvalds2016-10-191-1/+1
|\
| * mm: replace get_user_pages_unlocked() write/force parameters with gup_flagsLorenzo Stoakes2016-10-181-1/+1
* | MIPS: Support per-device DMA coherencePaul Burton2016-10-062-1/+5
* | MIPS: dma-default: Don't check hw_coherentio if device is non-coherentPaul Burton2016-10-061-4/+3
* | MIPS: Sanitise coherentio semanticsPaul Burton2016-10-062-4/+6
* | MIPS: mm: Audit and remove any unnecessary uses of module.hPaul Gortmaker2016-10-0510-10/+9
* | MIPS: tlb-r4k: If there are wired entries, don't use TLBINVFMatt Redfearn2016-10-051-2/+5
* | MIPS: c-r4k: Fix flush_icache_range() for EVAJames Hogan2016-10-051-8/+35
* | MIPS: cacheflush: Use __flush_icache_user_range()James Hogan2016-10-041-1/+1
* | MIPS: c-r4k: Split user/kernel flush_icache_range()James Hogan2016-10-045-0/+13
* | MIPS: c-r4k: Drop bc_wback_inv() from icache flushJames Hogan2016-10-041-11/+0