summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: Fix sys_riscv_flush_icachePalmer Dabbelt2018-08-203-7/+13
|\
| * RISC-V: Don't use a global include guard for uapi/asm/syscalls.hPalmer Dabbelt2018-08-202-5/+13
| * RISC-V: Define sys_riscv_flush_icache when SMP=nPalmer Dabbelt2018-08-201-2/+0
* | riscv: Delete asm/compat.hDeepa Dinamani2018-08-202-29/+1
|/
* Merge tag 'riscv-for-linus-4.19-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2018-08-194-10/+3
|\
| * RISC-V: Fix !CONFIG_SMP compilation errorAtish Patra2018-08-131-0/+1
| * clocksource: new RISC-V SBI timer driverPalmer Dabbelt2018-08-131-3/+0
| * RISC-V: add a definition for the SIE SEIE bitChristoph Hellwig2018-08-131-0/+1
| * RISC-V: remove INTERRUPT_CAUSE_* defines from asm/irq.hChristoph Hellwig2018-08-131-4/+0
| * RISC-V: simplify software interrupt / IPI codeChristoph Hellwig2018-08-132-3/+1
* | locking/atomics: Rework ordering barriersMark Rutland2018-07-251-12/+5
* | Merge tag 'v4.18-rc5' into locking/core, to pick up fixesIngo Molnar2018-07-171-2/+7
|\|
| * RISC-V: Add definiion of extract symbol's index and type for 32-bitZong Li2018-07-041-2/+7
* | atomics/treewide: Make unconditional inc/dec ops optionalMark Rutland2018-06-211-76/+0
* | atomics/treewide: Make test ops optionalMark Rutland2018-06-211-46/+0
* | atomics/riscv: Define atomic64_fetch_add_unless()Mark Rutland2018-06-211-6/+2
* | atomics/treewide: Make atomic_fetch_add_unless() optionalMark Rutland2018-06-211-0/+1
* | atomics/treewide: Make atomic64_inc_not_zero() optionalMark Rutland2018-06-211-7/+0
* | atomics/treewide: Remove redundant atomic_inc_not_zero() definitionsMark Rutland2018-06-211-9/+0
* | atomics/treewide: Rename __atomic_add_unless() => atomic_fetch_add_unless()Mark Rutland2018-06-211-2/+2
|/
* Merge tag 'riscv-for-linus-4.18-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds2018-06-165-5/+92
|\
| * RISC-V: Make our port sparse-cleanPalmer Dabbelt2018-06-113-5/+7
| |\
| | * riscv: split the declaration of __copy_userLuc Van Oostenryck2018-06-091-3/+5
| | * riscv: use NULL instead of a plain 0Luc Van Oostenryck2018-06-072-2/+2
| * | perf: riscv: preliminary RISC-V supportAlan Kao2018-06-042-0/+85
| |/
* | mm: introduce ARCH_HAS_PTE_SPECIALLaurent Dufour2018-06-071-3/+0
* | riscv: add swiotlb supportChristoph Hellwig2018-05-191-0/+15
* | PCI: remove PCI_DMA_BUS_IS_PHYSChristoph Hellwig2018-05-071-3/+0
|/
* riscv: there is no <asm/handle_irq.h>Christoph Hellwig2018-04-241-1/+0
* Merge tag 'riscv-for-linus-4.17-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2018-04-048-234/+806
|\
| * RISC-V: Fixes to module loadingPalmer Dabbelt2018-04-022-0/+120
| |\
| | * RISC-V: Add definition of relocation typesZong Li2018-04-021-0/+7
| | * RISC-V: Add section of GOT.PLT for kernel moduleZong Li2018-04-021-15/+25
| | * RISC-V: Add sections of PLT and GOT for kernel moduleZong Li2018-04-021-0/+103
| * | RISC-V: Assorted memory model fixesPalmer Dabbelt2018-04-025-234/+630
| |\ \
| | * | riscv/atomic: Strengthen implementations with fencesAndrea Parri2018-04-022-220/+588
| | * | riscv/spinlock: Strengthen implementations with fencesAndrea Parri2018-04-022-14/+27
| | * | riscv/barrier: Define __smp_{store_release,load_acquire}Andrea Parri2018-04-021-0/+15
| | |/
| * | riscv/ftrace: Add DYNAMIC_FTRACE_WITH_REGS supportAlan Kao2018-04-021-0/+1
| * | riscv/ftrace: Add ARCH_SUPPORTS_FTRACE_OPS supportAlan Kao2018-04-021-0/+1
| * | riscv/ftrace: Add dynamic function tracer supportAlan Kao2018-04-021-0/+54
| |/
* / RISC-V: Move to the new GENERIC_IRQ_MULTI_HANDLER handlerPalmer Dabbelt2018-03-141-0/+1
|/
* riscv/barrier: Define __smp_{mb,rmb,wmb}Andrea Parri2018-02-261-3/+3
* Merge tag 'riscv-for-linus-4.16-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds2018-02-076-28/+35
|\
| * riscv: inline set_pgdir into its only callerChristoph Hellwig2018-01-301-11/+6
| * riscv: rename sptbr to satpChristoph Hellwig2018-01-302-8/+13
| * riscv: remove the unused current_pgdir functionChristoph Hellwig2018-01-301-5/+0
| * RISC-V: Limit the scope of TLB shootdownsAndrew Waterman2018-01-301-8/+12
| * riscv: remove unused __ARCH_HAVE_MMU defineTobias Klauser2018-01-301-1/+0
| * riscv/ftrace: Add basic supportAlan Kao2018-01-302-1/+10
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-13 16:05:11 +0000