summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel
Commit message (Expand)AuthorAgeFilesLines
* riscv: Fix perf record without libelf supportMao Han2019-08-251-1/+1
* riscv: Correct the initialized flow of FP registerVincent Chen2019-08-251-2/+9
* Merge tag 'spdx-5.2-rc6' of git://git.kernel.org/pub/scm/linux/kernel/git/gre...Linus Torvalds2019-06-214-40/+4
|\
| * treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner2019-06-191-4/+1
| * treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner2019-06-193-36/+3
* | Merge tag 'riscv-for-v5.2/fixes-rc6' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2019-06-171-0/+1
|\ \ | |/ |/|
| * riscv: export pm_power_off againAndreas Schwab2019-06-111-0/+1
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner2019-06-0520-180/+20
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner2019-05-302-18/+2
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157Thomas Gleixner2019-05-301-9/+1
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 120Thomas Gleixner2019-05-243-42/+3
* | treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner2019-05-212-0/+2
|/
* Merge tag 'riscv-for-linus-5.2-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2019-05-1914-125/+115
|\
| * RISC-V: Avoid using invalid intermediate translationsPalmer Dabbelt2019-05-161-2/+10
| * riscv: Support BUG() in kernel moduleVincent Chen2019-05-161-1/+1
| * riscv: Add the support for c.ebreak check in is_valid_bugaddr()Vincent Chen2019-05-161-3/+17
| * riscv: move flush_icache_{all,mm} to cacheflush.cGary Guo2019-05-161-49/+0
| * RISC-V: Access CSRs using CSR numbersAnup Patel2019-05-165-25/+25
| * RISC-V: Add interrupt related SCAUSE defines in asm/csr.hAnup Patel2019-05-161-12/+4
| * RISC-V: Fix minor checkpatch issues.Atish Patra2019-05-161-2/+2
| * RISC-V: Support nr_cpus command line option.Atish Patra2019-05-161-1/+9
| * RISC-V: Implement nosmp commandline option.Atish Patra2019-04-301-1/+11
| * RISC-V: Add RISC-V specific arch_match_cpu_phys_idAtish Patra2019-04-302-2/+7
| * riscv: vdso: drop unnecessary cc-ldoptionNick Desaulniers2019-04-291-1/+1
| * riscv: call pm_power_off from machine_halt / machine_power_offChristoph Hellwig2019-04-251-6/+9
| * riscv: print the unexpected interrupt causeChristoph Hellwig2019-04-251-1/+2
| * riscv: remove duplicate macros from ptrace.hChristoph Hellwig2019-04-252-6/+6
| * riscv: remove unreachable !HAVE_FUNCTION_GRAPH_RET_ADDR_PTR codeChristoph Hellwig2019-04-251-4/+0
| * riscv: cleanup the parse_dtb calling conventionsChristoph Hellwig2019-04-252-4/+5
| * riscv: simplify the stack pointer setup in head.SChristoph Hellwig2019-04-252-7/+1
| * riscv: clear all pending interrupts when bootingChristoph Hellwig2019-04-251-1/+2
| * riscv/signal: Fixup additional syscall restartingGuo Ren2019-04-251-0/+6
* | riscv/stacktrace: Remove the pointless ULONG_MAX markerThomas Gleixner2019-04-141-2/+0
|/
* RISC-V: Use IS_ENABLED(CONFIG_CMODEL_MEDLOW)Joe Perches2019-03-281-1/+1
* RISC-V: Always compile mm/init.c with cmodel=medany and notraceAnup Patel2019-03-262-11/+0
* Merge tag 'riscv-for-linus-5.1-mw0' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2019-03-076-184/+71
|\
| * RISC-V: Fixmap support and MM cleanupsPalmer Dabbelt2019-03-042-127/+5
| |\
| | * RISC-V: Move setup_vm() to mm/init.cAnup Patel2019-02-211-49/+0
| | * RISC-V: Move setup_bootmem() to mm/init.cAnup Patel2019-02-211-72/+0
| | * RISC-V: Setup init_mm before parse_early_param()Anup Patel2019-02-211-5/+4
| * | arch: riscv: fix logic error in parse_dtbAndreas Schwab2019-03-041-1/+1
| * | RISC-V: Assign hwcap as per comman capabilities.Atish Patra2019-03-041-19/+22
| * | RISC-V: Compare cpuid with NR_CPUS before mapping.Atish Patra2019-03-041-0/+5
| * | RISC-V: Allow hartid-to-cpuid function to fail.Atish Patra2019-03-041-1/+0
| * | RISC-V: Remove NR_CPUs check during hartid search from DTAtish Patra2019-03-041-4/+0
| * | RISC-V: Move cpuid to hartid mapping to SMP.Atish Patra2019-03-042-9/+9
| * | RISC-V: Do not wait indefinitely in __cpu_upAtish Patra2019-03-041-3/+12
| |/
| * riscv: use for_each_of_cpu_node iteratorJohan Hovold2019-02-112-4/+5
| * riscv: treat cpu devicetree nodes without status as enabledJohan Hovold2019-02-111-7/+3
| * riscv: fix riscv_of_processor_hartid() commentJohan Hovold2019-02-111-9/+9
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-03 05:48:06 +0000