summaryrefslogtreecommitdiffstats
path: root/arch
Commit message (Expand)AuthorAgeFilesLines
* alpha: switch to NO_BOOTMEMMike Rapoport2018-10-264-188/+29
* unicore32: switch to NO_BOOTMEMMike Rapoport2018-10-262-53/+2
* um: switch to NO_BOOTMEMMike Rapoport2018-10-262-11/+11
* um: setup_physmem: stop using global variablesMike Rapoport2018-10-261-3/+3
* nios2: switch to NO_BOOTMEMMike Rapoport2018-10-263-39/+7
* nios2: use generic early_init_dt_add_memory_archMike Rapoport2018-10-263-10/+3
* hexagon: switch to NO_BOOTMEMMike Rapoport2018-10-262-12/+11
* x86: convert vdso to use vm_fault_tMatthew Wilcox2018-10-261-15/+9
* xtensa: use generic vga.hJiri Slaby2018-10-262-19/+1
* arm64: lib: use C string functions with KASAN enabledAndrey Ryabinin2018-10-2610-16/+21
* Merge tag 'usb-4.20-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/gre...Linus Torvalds2018-10-261-10/+1
|\
| * Merge 4.19-rc7 into usb-nextGreg Kroah-Hartman2018-10-0824-118/+309
| |\
| * \ Merge 4.19-rc6 into usb-nextGreg Kroah-Hartman2018-09-3052-313/+599
| |\ \
| * | | USB: EHCI: ehci-mv: use phy-pxa-usbLubomir Rintel2018-09-201-10/+1
* | | | Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/sparcLinus Torvalds2018-10-257-62/+335
|\ \ \ \
| * | | | sparc: Fix VDSO build with older binutils.David S. Miller2018-10-257-62/+335
* | | | | Merge tag 'riscv-for-linus-4.20-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2018-10-2527-238/+679
|\ \ \ \ \
| * \ \ \ \ RISC-V: SMP cleanup and new featuresPalmer Dabbelt2018-10-2210-62/+245
| |\ \ \ \ \
| | * | | | | RISC-V: Show IPI statsAnup Patel2018-10-223-7/+49
| | * | | | | RISC-V: Show CPU ID and Hart ID separately in /proc/cpuinfoAnup Patel2018-10-221-4/+6
| | * | | | | RISC-V: Use Linux logical CPU number instead of hartidAtish Patra2018-10-226-25/+58
| | * | | | | RISC-V: Add logical CPU indexing for RISC-VAtish Patra2018-10-223-1/+46
| | * | | | | RISC-V: Use WRITE_ONCE instead of direct accessAtish Patra2018-10-221-2/+3
| | * | | | | RISC-V: Use mmgrab()Palmer Dabbelt2018-10-221-1/+2
| | * | | | | RISC-V: Rename im_okay_therefore_i_am to found_boot_cpuPalmer Dabbelt2018-10-221-4/+5
| | * | | | | RISC-V: Rename riscv_of_processor_hart to riscv_of_processor_hartidPalmer Dabbelt2018-10-223-4/+7
| | * | | | | RISC-V: Provide a cleaner raw_smp_processor_id()Palmer Dabbelt2018-10-221-10/+4
| | * | | | | RISC-V: Disable preemption before enabling interruptsAtish Patra2018-10-221-1/+5
| | * | | | | RISC-V: Comment on the TLB flush in smp_callin()Palmer Dabbelt2018-10-221-0/+4
| | * | | | | RISC-V: Filter ISA and MMU values in cpuinfoPalmer Dabbelt2018-10-221-7/+61
| | * | | | | RISC-V: Don't set cacheinfo.{physical_line_partition,attributes}Palmer Dabbelt2018-10-221-7/+0
| | * | | | | RISC-V: No need to pass scause as arg to do_IRQ()Anup Patel2018-10-222-3/+2
| * | | | | | RISC-V: Fix some RV32 bugs and build failuresPalmer Dabbelt2018-10-224-2/+7
| |\ \ \ \ \ \
| | * | | | | | RISC-V: Avoid corrupting the upper 32-bit of phys_addr_t in ioremapVincent Chen2018-10-221-1/+1
| | * | | | | | RISC-V: Select GENERIC_LIB_UMODDI3 on RV32Zong Li2018-10-221-0/+1
| | * | | | | | RISC-V: Use swiotlb on RV64 onlyZong Li2018-10-221-0/+3
| | * | | | | | RISC-V: Build tishift only on 64-bitZong Li2018-10-221-1/+2
| | |/ / / / /
| * | | | | | riscv: Add support to no-FPU systemsPalmer Dabbelt2018-10-229-127/+196
| |\ \ \ \ \ \
| | * | | | | | Auto-detect whether a FPU existsAlan Kao2018-10-224-7/+19
| | * | | | | | Allow to disable FPU supportAlan Kao2018-10-226-3/+29
| | * | | | | | Cleanup ISA string settingAlan Kao2018-10-221-11/+8
| | * | | | | | Refactor FPU code in signal setup/return proceduresAlan Kao2018-10-221-27/+41
| | * | | | | | Extract FPU context operations from entry.SAlan Kao2018-10-223-87/+107
| | |/ / / / /
| * | | | | | RISC-V: Cosmetic menuconfig changesNick Kossifidis2018-10-222-36/+39
| * | | | | | riscv: move GCC version check for ARCH_SUPPORTS_INT128 to KconfigMasahiro Yamada2018-10-222-2/+1
| * | | | | | RISC-V: remove the unused return_to_handler exportChristoph Hellwig2018-10-221-1/+0
| * | | | | | RISC-V: Add futex support.Jim Wilson2018-10-223-1/+129
| * | | | | | RISC-V: Add FP register ptrace support for gdb.Jim Wilson2018-10-222-0/+55
| * | | | | | RISC-V: Mask out the F extension on systems without DPalmer Dabbelt2018-10-221-0/+7
| * | | | | | RISC-V: Don't set cacheinfo.{physical_line_partition,attributes}Palmer Dabbelt2018-10-221-7/+0
| |/ / / / /
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-24 20:48:24 +0000