summaryrefslogtreecommitdiffstats
path: root/drivers/clk/rockchip
Commit message (Expand)AuthorAgeFilesLines
* clk: rockchip: register pll mux before pll itselfHeiko Stuebner2015-08-241-31/+32
* clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw)Stephen Boyd2015-08-242-2/+2
* clk: rockchip: Convert to clk_hw based provider APIsStephen Boyd2015-08-241-9/+9
* clk: rockchip: Fix SPIF special clock definitionSjoerd Simons2015-08-121-3/+3
* clk: rockchip: Fix PLL bandwidthDouglas Anderson2015-07-284-15/+15
* Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd2015-07-285-3/+5
|\
| * clk: rockchip: Properly include clk.hStephen Boyd2015-07-205-3/+5
* | clk: rockchip: add rk3368 clock controllerHeiko Stuebner2015-07-063-0/+898
* | clk: rockchip: define the inverters of rk3066/rk3188 and rk3288Heiko Stuebner2015-07-062-2/+14
* | clk: rockchip: fix issues in the mmc-phase clockHeiko Stuebner2015-07-061-3/+3
* | clk: rockchip: add support for phase invertersHeiko Stuebner2015-07-064-0/+144
* | clk: rockchip: add COMPOSITE_NOGATE_DIVTBL variantHeiko Stuebner2015-07-061-0/+20
* | clk: rockchip: protect register macros against multipart valuesHeiko Stuebner2015-07-061-8/+8
* | clk: rockchip: fix faulty vip parent name on rk3288Heiko Stuebner2015-07-061-2/+2
* | clk: rockchip: rk3288: add CLK_SET_RATE_PARENT to sclk_macHeiko Stuebner2015-07-061-1/+1
|/
* clk: make several parent names constUwe Kleine-König2015-06-045-20/+20
* clk: rockchip: Staticize file-scope declarationsKrzysztof Kozlowski2015-05-052-2/+2
* clk: don't use __initconst for non-const arraysUwe Kleine-König2015-04-124-5/+6
* Merge tag 'clk-for-linus-3.20' of git://git.linaro.org/people/mike.turquette/...Linus Torvalds2015-02-211-13/+35
|\
| * Merge tag 'v3.20-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/...Michael Turquette2015-01-271-13/+35
| |\
| | * clk: rockchip: add a dummy clock for the watchdog pclk on rk3288Heiko Stuebner2015-01-221-0/+8
| | * clk: rockchip: add PVTM clocks on rk3288huang lin2015-01-221-2/+2
| | * clk: rockchip: use the clock ID for usbphy480m_srcKever Yang2015-01-221-1/+1
| | * clk: rockchip: rk3288: Make s2r reliable by switching PLLs to slow modeDoug Anderson2014-12-311-0/+14
| | * clk: rockchip: Add CLK_SET_RATE_PARENT to sclk_uart clocksDoug Anderson2014-12-211-10/+10
* | | Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/netDavid S. Miller2015-01-273-25/+40
|\| |
| * | clk: rockchip: fix deadlock possibility in cpuclkHeiko Stübner2015-01-171-4/+6
| * | clk: rockchip: fix rk3288 cpuclk core dividersHeiko Stuebner2014-12-281-14/+14
| * | clk: rockchip: fix rk3066 pll lock bit locationHeiko Stuebner2014-12-281-2/+13
| * | clk: rockchip: Fix clock gate for rk3188 hclk_emem_periRomain Perier2014-12-211-1/+1
| * | clk: rockchip: add CLK_IGNORE_UNUSED flag to fix rk3066/rk3188 USB HostJulien CHAUVEAU2014-12-211-4/+6
| |/
* / GMAC: modify CRU config for Rockchip RK3288 SoCs integrated GMACRoger Chen2014-12-311-7/+7
|/
* Merge tag 'v3.19-rockchip-clk2' of git://git.kernel.org/pub/scm/linux/kernel/...Michael Turquette2014-11-287-50/+302
|\
| * clk: rockchip: Add support for the mmc clock phases using the frameworkAlexandru M Stan2014-11-285-0/+198
| * clk: rockchip: rk3288 export i2s0_clkout for use in DTSonny Rao2014-11-281-1/+1
| * clk: rockchip: use clock ID for DMC (memory controller) on rk3288Jeff Chen2014-11-261-4/+4
| * clk: rockchip: add ROCKCHIP_PLL_SYNC_RATE flag to some pllsHeiko Stuebner2014-11-252-5/+5
| * clk: rockchip: add optional sync to pll rate parametersHeiko Stuebner2014-11-252-0/+56
| * clk: rockchip: setup pll_mux data earlierHeiko Stuebner2014-11-251-14/+13
| * clk: rockchip: add ability to specify pll-specific flagsHeiko Stuebner2014-11-255-13/+19
| * clk: rockchip: fix rk3188 USB HSIC PHY clock dividerJulien CHAUVEAU2014-11-231-1/+1
| * clk: rockchip: fix clock gate for rk3188 spdif_preJulien CHAUVEAU2014-11-231-16/+9
| * clk: rockchip: fix parent clock for rk3188 hclk_lcdc1Julien CHAUVEAU2014-11-181-1/+1
* | Merge branch 'clk-fixes' into clk-nextMichael Turquette2014-11-241-3/+1
|\ \ | |/ |/|
| * clk-divider: Fix READ_ONLY when divider > 1James Hogan2014-11-171-3/+1
* | clk: rockchip: fix clock select order for rk3288 usbphy480m_srcKever Yang2014-11-161-2/+2
* | clk: rockchip: fix rk3288 clk_usbphy480m_gate bit location in registerKever Yang2014-11-161-1/+1
* | clk: rockchip: ensure HCLK_VIO2_H2P and PCLK_VIO2_H2P stay enabledDmitry Torokhov2014-11-131-2/+2
* | clk: rockchip: rk3288: add suspend and resumeChris Zhong2014-11-101-0/+60
* | clk: rockchip: fix rk3188 hsadc_frac definitionHeiko Stübner2014-11-071-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-19 18:07:54 +0000