summaryrefslogtreecommitdiffstats
path: root/drivers/clk/sunxi-ng
Commit message (Expand)AuthorAgeFilesLines
* clk: sunxi-ng: fix recalc_rate formula of NKMP clocksIcenowy Zheng2017-03-201-1/+1
* clk: sunxi-ng: Fix div/mult settings for osc12M on A64Philipp Tomsich2017-03-201-1/+1
* clk: sunxi-ng: sun6i: Fix enable bit offset for hdmi-ddc module clockChen-Yu Tsai2017-03-061-1/+1
* clk: sunxi: ccu-sun5i needs nkmpArnd Bergmann2017-03-061-0/+1
* clk: sunxi-ng: mp: Adjust parent rate for pre-dividersChen-Yu Tsai2017-03-061-0/+8
* clk: sunxi-ng: sun9i-a80: Fix wrong pointer passed to PTR_ERR()Wei Yongjun2017-02-061-1/+1
* clk: sunxi-ng: select SUNXI_CCU_MULT for sun5iArnd Bergmann2017-02-061-0/+1
* clk: sunxi-ng: Check kzalloc() for errors and cleanup error pathStephen Boyd2017-02-061-0/+15
* clk: sunxi-ng: Add A80 Display Engine CCUChen-Yu Tsai2017-01-303-0/+317
* clk: sunxi-ng: Add A80 USB CCUChen-Yu Tsai2017-01-303-0/+170
* clk: sunxi-ng: Add A80 CCUChen-Yu Tsai2017-01-304-0/+1291
* clk: sunxi-ng: Support separately grouped PLL lock status registerChen-Yu Tsai2017-01-302-2/+9
* clk: sunxi-ng: mux: Get closest parent rate possible with CLK_SET_RATE_PARENTChen-Yu Tsai2017-01-301-1/+12
* clk: sunxi-ng: mux: honor CLK_SET_RATE_NO_REPARENT flagChen-Yu Tsai2017-01-301-0/+15
* clk: sunxi-ng: mux: Fix determine_rate for mux clocks with pre-dividersChen-Yu Tsai2017-01-301-3/+4
* clk: sunxi-ng: a33: Set CLK_SET_RATE_PARENT for the GPUMaxime Ripard2017-01-271-1/+1
* clk: sunxi-ng: Call divider_round_rate if we only have a single parentMaxime Ripard2017-01-271-0/+12
* clk: sunxi-ng: Add sun5i CCU driverMaxime Ripard2017-01-234-0/+1100
* clk: sunxi-ng: Implement global pre-dividerMaxime Ripard2017-01-232-1/+9
* clk: sunxi-ng: Implement multiplier maximumMaxime Ripard2017-01-236-20/+32
* clk: sunxi-ng: mult: Fix minimum in round rateMaxime Ripard2017-01-231-1/+1
* clk: sunxi-ng: Implement factors offsetsMaxime Ripard2017-01-238-29/+79
* clk: sunxi-ng: multiplier: Add fractional supportMaxime Ripard2017-01-232-0/+10
* clk: sunxi-ng: add support for V3s CCUIcenowy Zheng2017-01-204-0/+666
* clk: sunxi-ng: a33: Add CLK_SET_RATE_PARENT to ac-digMylène Josserand2017-01-171-1/+1
* clk: sunxi-ng: A31: Fix spdif clock registerMarcus Cooper2017-01-021-2/+2
* clk: sunxi-ng: set the parent rate when adjustin CPUX clock on A33Icenowy Zheng2017-01-021-1/+1
* clk: sunxi-ng: fix PLL_CPUX adjusting on A33Icenowy Zheng2017-01-021-0/+10
* clk: sunxi-ng: fix PLL_CPUX adjusting on H3Ondrej Jirman2017-01-021-0/+10
* Merge branch 'clk-fixes' into clk-nextStephen Boyd2016-11-232-2/+2
|\
| * clk: sunxi-ng: enable so-said LDOs for A33 SoC's pll-mipi clockIcenowy Zheng2016-11-231-1/+1
| * clk: sunxi-ng: sun6i-a31: Enable PLL-MIPI LDOs when ungating itChen-Yu Tsai2016-11-211-1/+1
* | clk: sunxi-ng: Mark structs static and cleanup spacesStephen Boyd2016-11-161-6/+6
* | Merge tag 'sunxi-clk-for-4.10' of https://git.kernel.org/pub/scm/linux/kernel...Stephen Boyd2016-11-1620-129/+1200
|\ \ | |/ |/|
| * clk: sunxi-ng: sun8i-h3: Set CLK_SET_RATE_PARENT for audio module clocksChen-Yu Tsai2016-11-111-5/+5
| * clk: sunxi-ng: sun8i-a23: Set CLK_SET_RATE_PARENT for audio module clocksChen-Yu Tsai2016-11-111-3/+3
| * clk: sunxi-ng: Add A64 clocksMaxime Ripard2016-11-034-0/+999
| * clk: sunxi-ng: Implement minimum for multipliersMaxime Ripard2016-10-256-16/+21
| * clk: sunxi-ng: Add minimums for all the relevant structures and clocksMaxime Ripard2016-10-255-23/+50
| * clk: sunxi-ng: Finish to convert to structures for argumentsMaxime Ripard2016-10-252-25/+42
| * clk: sunxi-ng: Remove the use of rational computationsMaxime Ripard2016-10-254-51/+74
| * clk: sunxi-ng: Rename the internal structuresMaxime Ripard2016-10-209-32/+32
* | clk: sunxi-ng: sun6i-a31: Force AHB1 clock to use PLL6 as parentChen-Yu Tsai2016-10-191-0/+12
|/
* clk: sunxi-ng: Fix reset offset for the A23 and A33Maxime Ripard2016-09-202-16/+16
* clk: sunxi-ng: sun6i-a31: Fix register offset for mipi-csi clkChen-Yu Tsai2016-09-161-1/+1
* clk: sunxi-ng: sun6i-a31: set CLK_SET_RATE_UNGATE for all PLLsChen-Yu Tsai2016-09-161-10/+10
* clk: sunxi-ng: sun6i-a31: Set CLK_SET_RATE_PARENT for display output clocksChen-Yu Tsai2016-09-161-9/+13
* Merge tag 'sunxi-clk-for-4.9' of https://git.kernel.org/pub/scm/linux/kernel/...Stephen Boyd2016-09-1419-78/+3349
|\
| * clk: sunxi-ng: Add hardware dependencyJean Delvare2016-09-101-0/+1
| * clk: sunxi-ng: Add A23 CCUMaxime Ripard2016-09-103-0/+750
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-26 11:56:17 +0000