summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: meson-gxbb: round the vdec dividers to closestMaxime Jourdan2019-05-101-0/+2
* clk: x86: Add system specific quirk to mark clocks as criticalDavid Müller2019-05-081-3/+11
* clk: qcom: Add missing freq for usb30_master_clk on 8998Jeffrey Hugo2019-05-081-0/+1
* Revert "clk: meson: clean-up clock registration"Neil Armstrong2019-04-171-10/+5
* clk: rockchip: fix frac settings of GPLL clock for rk3328Katsuhiro Suzuki2019-04-051-6/+6
* clk: meson: clean-up clock registrationJerome Brunet2019-04-051-5/+10
* clk: fractional-divider: check parent rate only if flag is setKatsuhiro Suzuki2019-04-051-1/+1
* clk: ingenic: Fix doc of ingenic_cgu_div_infoPaul Cercueil2019-03-231-1/+1
* clk: ingenic: Fix round_rate misbehaving with non-integer dividersPaul Cercueil2019-03-231-5/+5
* clk: samsung: exynos5: Fix kfree() of const memory on setting driver_overrideKrzysztof Kozlowski2019-03-231-2/+1
* clk: samsung: exynos5: Fix possible NULL pointer exception on platform_device...Krzysztof Kozlowski2019-03-231-2/+8
* clk: clk-twl6040: Fix imprecise external abort for pdmclkTony Lindgren2019-03-231-2/+51
* clk: uniphier: Fix update register for CPU-gearKunihiko Hayashi2019-03-231-1/+1
* clk: sunxi: A31: Fix wrong AHB gate numberAndre Przywara2019-03-231-2/+2
* clk: sunxi-ng: v3s: Fix TCON reset de-assert bitPaul Kocialkowski2019-03-231-1/+1
* clk: qcom: gcc: Use active only source for CPUSS clocksTaniya Das2019-03-131-4/+10
* clk: ti: Fix error handling in ti_clk_parse_divider_data()Dan Carpenter2019-03-131-1/+10
* clk: vc5: Abort clock configuration without upstream clockMarek Vasut2019-03-051-1/+3
* clk: sysfs: fix invalid JSON in clk_dumpLubomir Rintel2019-03-051-1/+1
* clk: tegra: dfll: Fix a potential Oop in remove()Dan Carpenter2019-03-051-1/+3
* clk: imx6sl: ensure MMDC CH0 handshake is bypassedAnson Huang2019-02-121-0/+6
* clk: sunxi-ng: a33: Set CLK_SET_RATE_PARENT for all audio module clocksChen-Yu Tsai2019-02-121-3/+3
* clk: meson: meson8b: mark the CPU clock as CLK_IS_CRITICALMartin Blumenstingl2019-02-121-1/+2
* clk: meson: meson8b: fix the width of the cpu_scale_div clockMartin Blumenstingl2019-02-121-1/+1
* clk: meson: meson8b: do not use cpu_div3 for cpu_scale_out_selMartin Blumenstingl2019-02-121-2/+9
* clk: boston: fix possible memory leak in clk_boston_setup()Yi Wang2019-02-121-3/+8
* clk: socfpga: stratix10: fix naming convention for the fixed-clocksDinh Nguyen2019-01-311-10/+10
* clk: socfpga: stratix10: fix rate calculation for pll clocksDinh Nguyen2019-01-311-1/+1
* clk: imx6q: reset exclusive gates on initLucas Stach2019-01-261-1/+5
* clk: imx: make mux parent strings constA.s. Dong2019-01-263-9/+13
* clk: meson: meson8b: fix incorrect divider mapping in cpu_scale_tableMartin Blumenstingl2019-01-261-7/+8
* clk: sunxi-ng: Use u64 for calculation of NM rateJernej Skrabec2019-01-091-3/+15
* clk: rockchip: fix typo in rk3188 spdif_frac parentJohan Jonker2019-01-091-1/+1
* clk: mmp: Off by one in mmp_clk_add()Dan Carpenter2018-12-211-1/+1
* clk: mvebu: Off by one bugs in cp110_of_clk_get()Dan Carpenter2018-12-211-2/+2
* clk: fixed-factor: fix of_node_get-put imbalanceRicardo Ribalda Delgado2018-11-271-0/+1
* clk: ti: fix OF child-node lookupJohan Hovold2018-11-271-4/+9
* clk: renesas: r9a06g032: Fix UART34567 clock ratePhil Edworthy2018-11-271-1/+2
* clk: meson: clk-pll: drop CLK_GET_RATE_NOCACHE where unnecessaryJerome Brunet2018-11-273-8/+8
* clk: meson-axg: pcie: drop the mpll3 clock parentYixun Lan2018-11-271-2/+4
* clk: samsung: exynos5420: Enable PERIS clocks for suspendMarek Szyprowski2018-11-271-0/+1
* clk: fixed-rate: fix of_node_get-put imbalanceAlan Tull2018-11-271-0/+1
* reset: hisilicon: fix potential NULL pointer dereferenceGustavo A. R. Silva2018-11-211-3/+2
* clk: rockchip: Fix static checker warning in rockchip_ddrclk_get_parent callEnric Balletbo i Serra2018-11-211-4/+0
* clk: rockchip: fix wrong mmc sample phase shift for rk3328Ziyuan Xu2018-11-211-4/+4
* clk: sunxi-ng: h6: fix bus clocks' divider positionIcenowy Zheng2018-11-211-4/+4
* clk: at91: Fix division by zero in PLL recalc_rate()Ronald Wahl2018-11-211-0/+3
* clk: s2mps11: Fix matching when built as module and DT node contains compatibleKrzysztof Kozlowski2018-11-211-0/+30
* clk: meson: axg: mark fdiv2 and fdiv3 as criticalJerome Brunet2018-11-211-0/+13
* clk: meson-gxbb: set fclk_div3 as CLK_IS_CRITICALChristian Hewitt2018-11-211-0/+12
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-09 16:01:45 +0000