summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | clk: sunxi-ng: a83t: Fix PLL lock status register offsetChen-Yu Tsai2017-06-071-1/+1
| * | | | | clk: sunxi-ng: Add driver for A83T CCUChen-Yu Tsai2017-06-074-0/+998
| * | | | | clk: sunxi-ng: Support multiple variable pre-dividersChen-Yu Tsai2017-06-079-47/+54
| * | | | | clk: sunxi-ng: de2: fix wrong pointer passed to PTR_ERR()Wei Yongjun2017-06-071-1/+1
| * | | | | clk: sunxi-ng: sun5i: Export video PLLsMaxime Ripard2017-06-071-2/+4
| * | | | | clk: sunxi-ng: mux: Re-adjust parent rateMaxime Ripard2017-06-071-5/+28
| * | | | | clk: sunxi-ng: mux: Change pre-divider application function prototypeMaxime Ripard2017-06-075-33/+28
| * | | | | clk: sunxi-ng: mux: split out the pre-divider computation codeMaxime Ripard2017-06-071-12/+20
| * | | | | clk: sunxi-ng: mux: Don't just rely on the parent for CLK_SET_RATE_PARENTMaxime Ripard2017-06-071-13/+1
| * | | | | clk: sunxi-ng: div: Switch to divider_round_rateMaxime Ripard2017-06-071-23/+4
| * | | | | clk: sunxi-ng: Pass the parent and a pointer to the clocks round rateMaxime Ripard2017-06-076-18/+25
| * | | | | clk: divider: Make divider_round_rate take the parent clockMaxime Ripard2017-06-071-9/+10
| * | | | | clk: sunxi-ng: explicitly include linux/spinlock.hTobias Klauser2017-06-071-0/+1
| * | | | | clk: sunxi-ng: add support for DE2 CCUIcenowy Zheng2017-06-074-0/+294
* | | | | | Merge branch 'clk-fixes' into clk-nextStephen Boyd2017-06-145-4/+9
|\ \ \ \ \ \ | | |_|_|_|/ | |/| | | |
| * | | | | Merge tag 'sunxi-clk-fixes-for-4.12' of https://git.kernel.org/pub/scm/linux/...Stephen Boyd2017-06-145-4/+9
| |\| | | |
| | * | | | clk: sunxi-ng: a64: Export PLL_PERIPH0 clock for the PRCMChen-Yu Tsai2017-05-311-1/+3
| | * | | | clk: sunxi-ng: h3: Export PLL_PERIPH0 clock for the PRCMChen-Yu Tsai2017-05-311-1/+3
| | * | | | clk: sunxi-ng: enable SUNXI_CCU_MP for PRCMArnd Bergmann2017-05-181-0/+1
| | * | | | clk: sunxi-ng: v3s: Fix usb otg device reset bitYong Deng2017-05-141-1/+1
| | * | | | clk: sunxi-ng: a31: Correct lcd1-ch1 clock register offsetChen-Yu Tsai2017-05-141-1/+1
| | |/ / /
* | | | | Merge tag 'clk-v4.13-samsung' of git://git.kernel.org/pub/scm/linux/kernel/gi...Stephen Boyd2017-06-1410-216/+235
|\ \ \ \ \
| * | | | | clk: samsung: exynos542x: Add EPLL rate tableSylwester Nawrocki2017-06-091-2/+17
| * | | | | clk: samsung: Add missing exynos5420 audio related clocksSylwester Nawrocki2017-06-091-3/+7
| * | | | | clk: samsung: Add enable/disable operation for PLL36XX clocksSylwester Nawrocki2017-06-091-37/+50
| * | | | | clk: samsung: s5pv210-audss: Convert to the new clk_hw APIMarek Szyprowski2017-06-091-25/+27
| * | | | | clk: samsung: exynos-clkout: Convert to the new clk_hw APIMarek Szyprowski2017-06-091-9/+9
| * | | | | clk: samsung: exynos-audss: Convert to the new clk_hw APIMarek Szyprowski2017-06-091-28/+29
| * | | | | clk: samsung: Convert common drivers to the new clk_hw APIMarek Szyprowski2017-06-075-105/+92
| * | | | | clk: samsung: Add local variable to match its purposeMarek Szyprowski2017-06-071-4/+5
| * | | | | clk: samsung: Remove dead codeMarek Szyprowski2017-06-071-4/+0
| | |/ / / | |/| | |
* | | | | Merge tag 'v4.13-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/...Stephen Boyd2017-06-147-66/+735
|\ \ \ \ \
| * | | | | clk: rockchip: mark some special clk as critical on rk3368Elaine Zhang2017-06-021-1/+4
| * | | | | clk: rockchip: mark noc and some special clk as critical on rk3288Elaine Zhang2017-06-021-4/+10
| * | | | | clk: rockchip: mark noc and some special clk as critical on rk3228Elaine Zhang2017-06-021-1/+29
| * | | | | clk: rockchip: mark pclk_ddrupctl as critical_clock on rk3036Elaine Zhang2017-06-021-0/+1
| * | | | | clk: rockchip: add clock controller for rk3128Elaine Zhang2017-06-022-0/+613
| * | | | | clk: rockchip: export more rk3228 clocks idsElaine Zhang2017-06-021-46/+46
| * | | | | clk: rockchip: add ids for rk3399 testclks used for camera handlingEddie Cai2017-06-021-2/+2
| * | | | | clk: rockchip: fix up the RK3228 clk cpu setting tableElaine Zhang2017-05-171-12/+30
| |/ / / /
* | | | | clk: keystone: Add sci-clk driver supportTero Kristo2017-06-145-9/+743
* | | | | clk: imx7d: Fix the DDR PLL enable bitFabio Estevam2017-06-061-1/+1
* | | | | clk: at91: fix clk-generated compilationAlexandre Belloni2017-06-051-0/+1
* | | | | clk: versatile: delete old RealView clock implementationLinus Walleij2017-06-022-98/+0
* | | | | clk: bcm2835: Minimise clock jitter for PCM clockPhil Elwell2017-06-021-5/+29
* | | | | clk: bcm2835: Limit PCM clock to OSC and PLLD_PERPhil Elwell2017-06-021-1/+26
* | | | | clk: bcm2835: Correct the prediv logicPhil Elwell2017-06-021-1/+3
* | | | | Merge branch 'clk-bulk-get' into clk-nextStephen Boyd2017-06-023-1/+194
|\ \ \ \ \
| * | | | | clk: add managed version of clk_bulk_getDong Aisheng2017-06-021-0/+36
| * | | | | clk: add clk_bulk_get accessoriesDong Aisheng2017-06-022-1/+158
| |/ / / /
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-30 07:29:14 +0000