summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_dpll_mgr.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Pick the first unused PLL once againVille Syrjälä2019-01-311-1/+2
* drm/i915/icl: keep track of unused pll while loopingLucas De Marchi2019-01-291-10/+9
* drm/i915/icl: use tc_port in MG_PLL macrosLucas De Marchi2019-01-291-40/+39
* drm/i915/dpll_mgr: switch to kernel typesJani Nikula2019-01-171-72/+73
* drm/i915: Markup paired operations on display power domainsChris Wilson2019-01-141-21/+45
* drm/i915/icl: Calculate DPLL params for DSIMadhav Chauhan2018-12-031-1/+2
* drm/i915/icl: Fix crash when getting DPLL of a MST encoder in TC portsJosé Roberto de Souza2018-10-311-2/+10
* drm/i915/icl: Refactor icl pll functionsVandita Kulkarni2018-10-161-37/+17
* drm/i915/icl: Use helper functions to classify the portsVandita Kulkarni2018-10-161-10/+4
* drm/i915/icl: Refactor get_ddi_pll using helper funcVandita Kulkarni2018-10-161-1/+1
* drm/i915: Fixup kernel doc for param name changesChris Wilson2018-10-081-3/+3
* drm/i915: Make shared dpll functions take crtc_state, v3.Maarten Lankhorst2018-10-051-18/+11
* drm/i915: Fix ICL+ HDMI clock readoutVille Syrjälä2018-09-041-8/+15
* drm/i915/icl: Implement HSDIV_RATIO of MG_CLKTOP2_HSCLKCTL_PORT reg as separa...Manasi Navare2018-08-201-6/+7
* drm/i915/icl: Add TBT checks for PLL calculationsAnusha Srivatsa2018-07-271-1/+3
* Merge drm/drm-next into drm-intel-next-queuedRodrigo Vivi2018-07-231-3/+3
|\
| * Merge tag 'drm-intel-next-2018-07-09' of git://anongit.freedesktop.org/drm/dr...Dave Airlie2018-07-191-24/+85
| |\
| * | drm/i915: Use drm_plane_mask() & co.Ville Syrjälä2018-07-021-3/+3
* | | drm/i915/icl: compute the TBT PLL registersPaulo Zanoni2018-07-191-1/+21
| |/ |/|
* | drm/i915: Mark expected switch fall-throughsGustavo A. R. Silva2018-07-051-0/+3
* | drm/i915/icl: Do read-modify-write as needed during MG PLL programmingImre Deak2018-06-211-4/+35
* | drm/i915/icl: Fix MG PLL setup when refclk is 38.4MHzImre Deak2018-06-211-20/+47
|/
* drm/i915/icl: start adding the TBT pllPaulo Zanoni2018-06-141-4/+16
* drm/i915/icl: Get DDI clock for ICL based on PLLs.Manasi Navare2018-06-011-0/+70
* drm/i915/icl: compute the MG PLL registersPaulo Zanoni2018-05-071-1/+222
* drm/i915/icl: compute the combo PHY (DPLL) DP registersPaulo Zanoni2018-05-071-1/+86
* drm/i915/icl: compute the combo PHY (DPLL) HDMI registersPaulo Zanoni2018-05-071-3/+36
* drm/i915/icl: add basic support for the ICL clocksPaulo Zanoni2018-05-071-1/+312
* drm/i915: reorder dpll_info membersLucas De Marchi2018-03-271-24/+24
* drm/i915: use flags from dpll_info embedded in intel_shared_dpllLucas De Marchi2018-03-271-2/+0
* drm/i915: use id from intel_shared_dpll.infoLucas De Marchi2018-03-271-71/+89
* drm/i915: use name from intel_shared_dpll.infoLucas De Marchi2018-03-271-12/+14
* drm/i915: use funcs from intel_shared_dpll.infoLucas De Marchi2018-03-271-5/+4
* drm/i915: add dpll_info inside intel_shared_dpllLucas De Marchi2018-03-271-0/+1
* drm/i915: move dpll_info to headerLucas De Marchi2018-03-271-7/+0
* drm/i915/cnl: Simplify dco_fraction calculation.Rodrigo Vivi2017-11-161-3/+6
* drm/i915/cnl: Don't blindly replace qdiv.Rodrigo Vivi2017-11-161-2/+1
* drm/i915/cnl: Fix wrpll math for higher freqs.Rodrigo Vivi2017-11-161-3/+3
* drm/i915/cnl: Fix, simplify and unify wrpll variable sizes.Rodrigo Vivi2017-11-161-18/+12
* drm/i915/cnl: Remove useless conversion.Rodrigo Vivi2017-11-161-3/+3
* drm/i915/cnl: Remove spurious central_freq.Rodrigo Vivi2017-11-161-1/+0
* drm/i915: Replace dig_port->port with encoder port for BXT DPLL selectionVille Syrjälä2017-11-091-9/+1
* drm/i915: Start using output_types for DPLL selectionVille Syrjälä2017-10-271-23/+13
* drm/i915: Adjust system agent voltage on CNL if required by DDI portsVille Syrjälä2017-10-251-8/+8
* drm/i915/cnl: Fix PLL initialization for HDMI.Rodrigo Vivi2017-10-161-1/+1
* drm/i915/cnl: Dump the right pll registers when dumping pipe config.Rodrigo Vivi2017-08-111-1/+10
* drm/i915/cnl: make function cnl_ddi_dp_set_dpll_hw_state staticColin Ian King2017-06-151-2/+3
* drm/i915/cnl: Enable wrpll computation for CNLKahola, Mika2017-06-121-2/+138
* drm/i915/cnl: Initialize PLLsRodrigo Vivi2017-06-121-2/+298
* drm/i915: Remove unused function intel_ddi_get_link_dpll()Ander Conselvan de Oliveira2017-02-101-44/+8
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-25 19:03:32 +0000