summaryrefslogtreecommitdiffstats
path: root/drivers/reset/reset-zynqmp.c
Commit message (Collapse)AuthorAgeFilesLines
* reset: reset-zynqmp: Added support for Versal platformSai Krishna Potthuri2020-09-231-6/+44
| | | | | | | | | | | Updated the reset driver to support Versal platform. As part of adding Versal support - Added Versal specific compatible string. - Reset Id and number of resets are different for Versal and ZynqMP, hence taken care of these two based on compatible string. Signed-off-by: Sai Krishna Potthuri <lakshmi.sai.krishna.potthuri@xilinx.com> Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
* firmware: xilinx: Remove eemi ops for reset_get_statusRajan Vaja2020-04-281-7/+1
| | | | | | | | | | Use direct function call instead of using eemi ops for reset_get_status. Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Link: https://lore.kernel.org/r/1587761887-4279-14-git-send-email-jolly.shah@xilinx.com Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
* firmware: xilinx: Remove eemi ops for reset_assertRajan Vaja2020-04-281-12/+6
| | | | | | | | | | Use direct function call instead of using eemi ops for reset_assert. Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Signed-off-by: Jolly Shah <jolly.shah@xilinx.com> Link: https://lore.kernel.org/r/1587761887-4279-13-git-send-email-jolly.shah@xilinx.com Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
* reset: zynqmp: Make reset_control_ops constPhilipp Zabel2019-10-221-1/+1
| | | | | | | The zynqmp_reset_ops structure is never modified. Make it const. Acked-by: Michal Simek <michal.simek@xilinx.com> Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
* drivers: Defer probe if firmware is not readyRajan Vaja2019-03-181-4/+4
| | | | | | | | | | Driver needs ZynqMP firmware interface to call EEMI APIs. In case firmware is not ready, dependent drivers should wait until the firmware is ready. Signed-off-by: Rajan Vaja <rajan.vaja@xilinx.com> Signed-off-by: Jolly Shah <jollys@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
* reset: reset-zynqmp: Adding support for Xilinx zynqmp reset controller.Nava kishore Manne2019-01-291-0/+114
Add a reset controller driver for Xilinx Zynq UltraScale+ MPSoC. The zynqmp reset-controller has the ability to reset lines connected to different blocks and peripheral in the Soc. Signed-off-by: Nava kishore Manne <nava.manne@xilinx.com> Acked-by: Philipp Zabel <p.zabel@pengutronix.de> Signed-off-by: Michal Simek <michal.simek@xilinx.com>