blob: 0cc04fc3e1b3727bf83ad7d38f2478f438c3c500 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
Mantis PCI bridge driver
Copyright (C) Manu Abraham (abraham.manu@gmail.com)
*/
#ifndef __MANTIS_UART_H
#define __MANTIS_UART_H
#define MANTIS_UART_CTL 0xe0
#define MANTIS_UART_RXINT (1 << 4)
#define MANTIS_UART_RXFLUSH (1 << 2)
#define MANTIS_UART_RXD 0xe8
#define MANTIS_UART_BAUD 0xec
#define MANTIS_UART_STAT 0xf0
#define MANTIS_UART_RXFIFO_DATA (1 << 7)
#define MANTIS_UART_RXFIFO_EMPTY (1 << 6)
#define MANTIS_UART_RXFIFO_FULL (1 << 3)
#define MANTIS_UART_FRAME_ERR (1 << 2)
#define MANTIS_UART_PARITY_ERR (1 << 1)
#define MANTIS_UART_RXTHRESH_INT (1 << 0)
enum mantis_baud {
MANTIS_BAUD_9600 = 0,
MANTIS_BAUD_19200,
MANTIS_BAUD_38400,
MANTIS_BAUD_57600,
MANTIS_BAUD_115200
};
enum mantis_parity {
MANTIS_PARITY_NONE = 0,
MANTIS_PARITY_EVEN,
MANTIS_PARITY_ODD,
};
struct mantis_pci;
extern int mantis_uart_init(struct mantis_pci *mantis);
extern void mantis_uart_exit(struct mantis_pci *mantis);
#endif /* __MANTIS_UART_H */
|
