diff options
author | Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org> | 2021-03-11 16:55:58 +0530 |
---|---|---|
committer | Bjorn Andersson <bjorn.andersson@linaro.org> | 2021-03-11 20:22:43 -0600 |
commit | 0e51f883daa91366921a8dd9db7987e78b633c03 (patch) | |
tree | c3a2dccc37d7713b2d0fc2e52a72635f90880f41 | |
parent | e9d7397467885a607814dd62ba955bcdc311b3d3 (diff) | |
download | linux-0e51f883daa91366921a8dd9db7987e78b633c03.tar.gz linux-0e51f883daa91366921a8dd9db7987e78b633c03.tar.bz2 linux-0e51f883daa91366921a8dd9db7987e78b633c03.zip |
arm64: dts: qcom: sc7280: Add APSS watchdog node
Add APSS (Application Processor Subsystem) watchdog
DT node for SC7280 SoC.
Signed-off-by: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>
Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org>
Reviewed-by: Stephen Boyd <swboyd@chromium.org>
Link: https://lore.kernel.org/r/1615461961-17716-12-git-send-email-rnayak@codeaurora.org
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
-rw-r--r-- | arch/arm64/boot/dts/qcom/sc7280.dtsi | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi index daac303e44b4..2759736fab43 100644 --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi @@ -365,6 +365,13 @@ }; }; + watchdog@17c10000 { + compatible = "qcom,apss-wdt-sc7280", "qcom,kpss-wdt"; + reg = <0 0x17c10000 0 0x1000>; + clocks = <&sleep_clk>; + interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>; + }; + timer@17c20000 { #address-cells = <2>; #size-cells = <2>; |