diff options
author | Jonathan Neuschäfer <j.neuschaefer@gmx.net> | 2019-10-03 22:43:22 +0200 |
---|---|---|
committer | Jonathan Corbet <corbet@lwn.net> | 2019-10-10 11:30:34 -0600 |
commit | ea882f75766c1831720078151c9ca2fdff557e89 (patch) | |
tree | 3170990d14aa1ecee3294bc6390f5477e627a72a | |
parent | d6ce98fe11a052af081612029dc351d20fd8e6f8 (diff) | |
download | linux-ea882f75766c1831720078151c9ca2fdff557e89.tar.gz linux-ea882f75766c1831720078151c9ca2fdff557e89.tar.bz2 linux-ea882f75766c1831720078151c9ca2fdff557e89.zip |
docs: networking: phy: Improve phrasing
It's not about times (multiple occurences of an event) but about the
duration of a time interval.
Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Acked-by: David S. Miller <davem@davemloft.net>
Signed-off-by: Jonathan Corbet <corbet@lwn.net>
-rw-r--r-- | Documentation/networking/phy.rst | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/Documentation/networking/phy.rst b/Documentation/networking/phy.rst index a689966bc4be..3f5bd83034df 100644 --- a/Documentation/networking/phy.rst +++ b/Documentation/networking/phy.rst @@ -73,7 +73,7 @@ The Reduced Gigabit Medium Independent Interface (RGMII) is a 12-pin electrical signal interface using a synchronous 125Mhz clock signal and several data lines. Due to this design decision, a 1.5ns to 2ns delay must be added between the clock line (RXC or TXC) and the data lines to let the PHY (clock -sink) have enough setup and hold times to sample the data lines correctly. The +sink) have a large enough setup and hold time to sample the data lines correctly. The PHY library offers different types of PHY_INTERFACE_MODE_RGMII* values to let the PHY driver and optionally the MAC driver, implement the required delay. The values of phy_interface_t must be understood from the perspective of the PHY |